×
Register Here to Apply for Jobs or Post Jobs. X

EDA Engineer; RFIC Engineering

Job in Redmond, King County, Washington, 98052, USA
Listing for: SpaceX
Full Time position
Listed on 2026-07-19
Job specializations:
  • Engineering
    Hardware Engineer, Test Engineer, Systems Engineer
Salary/Wage Range or Industry Benchmark: 125000 - 175000 USD Yearly USD 125000.00 175000.00 YEAR
Job Description & How to Apply Below
Position: EDA Engineer (RFIC Engineering)

EDA Engineer (RFIC Engineering)

We are seeking a motivated, hands‑on, proactive, and intellectually curious EDA Engineer to help support and improve the IC design environment used by silicon design, layout, verification, physical design, and methodology teams. The role focuses on keeping EDA tools reliable, PDK and flow usage reproducible, and designers productive across analog/RF/mixed‑signal and digital silicon workflows.

Responsibilities
  • Support day‑to‑day EDA/CAD workflows for RFIC and silicon engineering teams, including tool launch, environment setup, PDK usage, simulation, physical verification, extraction, and related Linux workflows.
  • Support analog/RF/mixed‑signal specific flows (Virtuoso, Spectre, EM tools, etc.) in addition to digital and physical verification flows.
  • Assist with PDK installation, qualification, version tracking, release notes, and deployment support for supported foundry processes.
  • Triage DRC, LVS, PEX, simulation, EM, license, HPC, and environment issues using reproducible debug practices: command, log path, tool version, PDK version, run directory, expected result, actual result, and reproduce status.
  • Maintain and improve tool launch wrappers, setup scripts, environment modules, path configuration, project templates, and onboarding material.
  • Build lightweight automation in Python, Tcl, SKILL, shell, Perl, Makefile, or similar languages for log collection, preflight checks, license/tool health checks, regression reporting, and recurring issue reduction.
  • Create and run targeted QA tests for PDK updates, tool upgrades, wrapper changes, vendor patches, and flow changes before broad deployment.
  • Maintain clear runbooks and Confluence documentation for common EDA flows, including DRC/LVS/PEX debug, Cadence/Virtuoso setup, simulation setup, HPC job submission, license issues, and common user errors.
  • Partner with design, layout, verification, physical design, IT/HPC, foundry, and EDA vendor teams to resolve blocked flows and improve methodology robustness.
  • Identify recurring support patterns and help convert one‑off fixes into durable flow changes, documentation, automation, or vendor/IT escalations.
  • Support configuration‑management and data‑management workflows, such as Perforce, Cliosoft, or similar systems, as needed for silicon design teams.
  • Contribute to modern EDA workflow improvements, including AI‑assisted log triage, rule‑deck validation, issue classification, signoff reporting, and designer self‑service tools under senior guidance.
Basic Qualifications
  • Bachelor’s degree in electrical engineering, computer engineering, or computer science.
  • 2+ years of experience in EDA/CAD support, IC design flow development, silicon design, physical verification, verification infrastructure, and/or CAD automation.
Preferred Skills And Experience
  • Master’s degree in electrical engineering, computer engineering, computer science, or a related technical field; or equivalent practical experience.
  • Hands‑on experience using or supporting at least one major EDA flow, such as Cadence Virtuoso/Spectre, Siemens Calibre, Synopsys/Cadence digital tools, Keysight ADS, EMX/HFSS, or similar tools.
  • Practical Linux and scripting experience with Python, shell, Tcl, Perl, Makefile, SKILL, or similar languages.
  • Ability to independently triage well‑scoped user issues, own small flow improvements, document resolutions, and escalate with clear evidence when needed.
  • Experience with Cadence Virtuoso, ADE Explorer/Assembler, Spectre, SKILL, design libraries, CDF, techfiles, display resources, or analog/RF/mixed‑signal design flows.
  • Experience with Siemens Calibre DRC/LVS/PEX/xRC, Synopsys ICV/StarRC, Cadence Pegasus/Quantus, or related physical verification/extraction tools.
  • Exposure to PDK installation, PDK QA, foundry design‑rule manuals, rule decks, model files, LVS mapping, extraction setup, or PDK release management.
  • Exposure to digital design and verification flows such as simulation, regressions, synthesis, STA, power analysis, formal/lint, or regression infrastructure.
  • Familiarity with HPC environments, job schedulers such as Slurm or LSF, license servers, Flex Net, Linux modules, wrappers, NFS/storage, and shared…
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary