×
Register Here to Apply for Jobs or Post Jobs. X

DFT DV Engineer

Job in Redondo Beach, Los Angeles County, California, 90277, USA
Listing for: Diverse Lynx
Full Time, Seasonal/Temporary position
Listed on 2026-06-02
Job specializations:
  • Engineering
    Software Engineer, Electronics Engineer, Systems Engineer, Test Engineer
Job Description & How to Apply Below
Job Title: DFT DV Engineer

Location:

Santa Clara, CA
Onsite/ Remote:
Onsite
Open for contract or fulltime

Job Description for DFT DV Engineer

The ideal candidate will work with multi-functional global teams to verify IOBIST and JTAG/IJTAG DFT features on our next generation highly complex server processor products. Work in close collaboration with test engineering team to deliver ATE patterns and post silicon bring-up and debug. The ideal candidate will lead verification of high-performance microprocessors. The candidate is able to work with third party IP.

You will develop system level and unit level test plans and test benches for verification of high speed D2D interfaces for UCIe hardware. You will write test benches using System Verilog and UVM.
Verify high speed IOBIST interfaces for UCIe test functionality for high performance multi core server class processor.
Create test plans for unit-level and chip-level verification.
Design and implement test benches and verification environments.
Generate test patterns for ATE, debug failures, Yield analysis and evaluate coverage of design. and generate patterns for ATE.

Required Skill:
5 to 8 years of Hardware verification experience
Have experience building agents, scoreboards and transactors from scratch
Good knowledge of high performance microprocessor architecture
Understanding of verification methodology

Required Skills:

4 to 6 years of experience
Experience in Scan insertion with compression for Stuck-At and At-Speed test.
Experience in Scan ATPG (Stuck-At and At-Speed), coverage analysis, simulation and debug
Experience in MBIST insertion, simulation and debug on RTL and gates netlist
Experience in Boundary Scan insertion, simulation and verification.
Hands on knowledge in state-of-the-art EDA tools for DFT, design and verification.(Mentor, Cadence, Synopsys)
Good written and verbal communication skills in English
STA DFT Test mode timing constraint development and analysis is a plus
Knowledge of Verilog HDL and experience with simulators and waveform debugging tools

Experience with ATE silicon debug and utilize scripting with perl/Tcl for efficient handling of ATE data a plus.

Diverse Lynx LLC is an Equal Employment Opportunity employer. All qualified applicants will receive due consideration for employment without any discrimination. All applicants will be evaluated solely on the basis of their ability, competence and their proven capability to perform the functions outlined in the corresponding role. We promote and support a diverse workforce across all levels in the company.
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary