SoC Timing; Static Timing Analysis​/STA Engineer, HBM

Responsibilities

• Own end‑to‑end chip‑level static timing analysis and sign‑off across all checks, modes, corners, and voltage and temperature conditions.
• Develop, maintain, and validate sign‑off quality Synopsys Design Constraints (SDC) for clocks, resets, high‑bandwidth memory (HBM) interfaces, design for test (DFT), and configuration logic.
• Drive timing closure at block, subsystem, and full‑chip levels through critical path analysis, engineering change orders (ECOs), and close collaboration with physical design on placement, clock tree synthesis, and routing.
• Perform multi‑mode, multi‑corner (MMMC) analysis including clock domain crossing timing, on‑chip variation (OCV, AOCV, POCV), and advanced‑node timing methodologies.
• Lead signal‑integrity and crosstalk analysis, identify noise‑induced timing issues, and partner with physical design teams on mitigation strategies.
• Build and maintain static timing analysis automation and flows using Python and Tcl for reporting, regression tracking, quality of results dashboards, and sign‑off readiness.
• Conduct post‑silicon timing correlation while defining and driving organization‑wide static timing analysis methodology, sign‑off standards, timing closure best practices, readiness reviews, and tape‑out sign‑off gates, clearly communicating timing status, risks, and closure plans to design leads and senior management.
• Mentor and grow junior engineers, contribute to design documentation and timing sign‑off artifacts, and collaborate cross‑functionally with Physical Design, RTL Design, Verification, Design for Test, Product Engineering, and Test teams to ensure timing requirements are met throughout the design cycle.

• 10+ years of hands‑on experience owning chip‑level static timing analysis and full timing sign‑off on multiple tape‑outs at 5nm or below.
• Deep expertise with industry‑standard static timing analysis tools such as Synopsys Prime Time and/or Cadence Tempus.
• Expert understanding of advanced timing concepts including multi‑mode multi‑corner analysis, on‑chip variation, signal‑integrity, and power‑aware timing.
• Proven ability to develop and manage complex hierarchical SDC constraints for large systems on chip with multiple clock and power domains.
• Proficiency in Python and/or Tcl scripting for timing flow automation, constraint management, and quality of results reporting.

• Experience with high‑bandwidth memory (HBM), dynamic random‑access memory (DRAM), or memory‑centric system‑on‑chip designs.
• Exposure to design for test timing, including scan, memory built‑in self‑test (MBIST), and Joint Test Action Group (JTAG) interfaces.
• Experience with chiplet‑based or three‑dimensional integrated circuit designs and die‑to‑die interface timing methodologies.
• Familiarity with foundry process design kits, Liberty timing models, and advanced noise and variation modeling.
• Strong communication skills with the ability to present timing status, risks, and sign‑off readiness to cross‑functional teams and senior leadership.

• Choice of medical, dental and vision plans in all locations, enabling team members to select the plans that best meet their family healthcare needs and budget.
• Benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.
• Robust paid time‑off program and paid holidays.

Micron is proud to be an equal‑opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.