Senior​/Design Engineer

Position: Senior/Staff Design Engineer
## Senior/Staff Design Engineer Apply locations:
Santa Clara:
Richardson:
Austin time type:
Full time posted on:
Posted Yesterday job requisition :
JR-2602578
** About MIPS @ Global Foundries:
** Global Foundries is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies.  With the addition of the MIPS team, GF now offer a rich portfolio of RISC-V CPUs, especially AI-enabled processors for the Physical AI world.

** Summary of Role:
** We are seeking recent-graduates who are eager to become a world-class CPU IP Design Engineer. Responsible for developing and owning RTL development of our latest AI-enabled RISC-V CPU core. The candidate will be responsible for all aspects of the design including Functional Features, Performance, Power, and Area.

*
* Essential Responsibilities:

** Drive the micro-architecture and design of critical blocks of the CPU core  Design of RISC-V Vector CPU core and its custom extensions  Design of AI-enabled Matrix engine to augment the Vector CPU  Explore high-performance strategies working with the CPU modeling team  Perform Microarchitecture development and specification- from early high-level architectural exploration, through microarchitectural research and arrive at detailed specifications  Configure Design Features Development, assessment, and refinement of RTL design to target power, performance, area, and timing goals  Perform Functional verification support and assist in the design verification strategy  Assist with the verification of RTL design performance goals  Partner with a multi-functional engineering team to implement and validate physical design aspects of timing, area, reliability, testability, and power     
*
* Other Responsibilities:

** Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.

*
* Required Qualifications:

** Knowledge of the pipeline stages of an in-order or out-of-order high-performance CPU core  Knowledge of microprocessor architecture, including one or more of the following areas:
Instruction fetch and decode, branch prediction techniques    Instruction scheduling, register renaming, Reorder Buffer (ROB)    Out-of-order execution    Integer and Floating-point execution    Load/Store execution    Instruction and Data Prefetch    Vector data path    Cache and memory subsystems  Knowledge of System Verilog, Verilog and/or VHDL  

Experience with simulators and waveform debugging tools.  Knowledge of logic design principles along with timing and power implications  Bachelor's with 3-7 or Master’s with 2-5 years of experience
*
* Preferred Qualifications:

** Experience with designing RISC-V, ARM, and/or MIPS CPU  

Experience with Hardware multi-threading, virtualization, and SIMD designs  

Experience with vector and matrix-enabled CPUs, preferably RISC-V processors.  Understanding of high-performance techniques and trade-offs in a CPU microarchitecture  Understanding of low-power microarchitecture techniques  Experience using a scripting language such as Perl or Python  Knowledge of Cache coherency and memory consistency  Understanding of CPU integration at SoC level  Understanding of Safety and Security microarchitecture
** Expected Salary Range**$69,000.00 - $The exact Salary will be determined based on qualifications, experience and location.

If you need a reasonable accommodation for any part of the employment process, please contact us by email at  and let us know the nature of your request and your contact information. Requests for accommodation will be considered on a case-by-case basis. Please note that only inquiries concerning a request for reasonable accommodation will be responded to from this email address.

An offer with Global Foundries is conditioned upon the successful completion of pre-employment conditions, as applicable, and subject to applicable laws and regulations.
#J-18808-Ljbffr