×
Register Here to Apply for Jobs or Post Jobs. X

HBM IO Architecture, Principal Engineer

Job in Richardson, Dallas County, Texas, 75080, USA
Listing for: Micron Technology, Inc.
Full Time position
Listed on 2026-06-23
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer, Hardware Engineer
Salary/Wage Range or Industry Benchmark: 150000 - 200000 USD Yearly USD 150000.00 200000.00 YEAR
Job Description & How to Apply Below

Responsibilities

  • Define and own HBM IO and data path architecture across multiple product generations from pathfinding through tape‑out
  • Architect and analyze TSV‑based HBM link schemes including topology, signaling strategy, and parasitic co‑design
  • Define and drive HBM PHY IO training features to ensure robust PVT margin across product generations
  • Architect high‑speed IO circuits for the HBM interface die targeting best‑in‑class bandwidth and power efficiency
  • Establish IO and TSV design standards and drive alignment across design, product, package, and process teams
Minimum Qualifications
  • Bachelor’s degree in Electrical Engineering or equivalent experience
  • 7+ years of hands‑on experience in memory or high‑speed IO design with proven silicon success
  • Deep expertise in analog and mixed‑signal CMOS circuit design and simulation
  • Strong experience with high‑speed IO architectures such as Rx/Tx, PLL, DLL, DCC, phase interpolators, or equalizers
  • Excellent communication skills with the ability to influence technical direction across teams
Preferred Qualifications
  • Master’s degree or PhD in Electrical Engineering or related field
  • 10+ years of experience in HBM, DRAM, or advanced memory interface design
  • Patents, publications, or trade secrets in high‑speed IO, TSV interfaces, or IO training
  • Experience with HBM, LPDDR, UCIe, or other JEDEC memory standards
  • Demonstrated technical leadership across multi‑disciplinary, multi‑generation programs

As a Principal Engineer in HBM IO Design Architecture, you will be the technical authority for HBM IO circuits and PHY architecture. You will lead multi‑generation IO initiatives spanning TSV link definition, PHY circuit architecture, IO training features, and silicon validation. This role is critical to maintaining Micron’s leadership in HBM speed, power efficiency, and quality, and offers the opportunity to shape long‑term architectural direction across the organization.

Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.

Additionally, Micron benefits include a robust paid time‑off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary