DDR PHY System Design Engineer; San Diego
Listed on 2026-07-01
-
Engineering
Systems Engineer, Electronics Engineer
Job Title
QCT Mixed-Signal IP Design Team System Architect
CompanyQualcomm Technologies, Inc.
Job AreaEngineering Group, Engineering Group > ASICS Engineering
General SummaryQCT mixed-signal IP design team is looking for a skilled system architect to help design high-speed, high-performance, and low-power DDR Phys for Qualcomm's products targeted for 5G, AI/ML, compute, and automotive applications. This role is part of the DDR PHY design team. You'll help with system design, building, and testing—starting from early ideas all the way to final chip production and validation.
Responsibilities- Analysis and ownership of DDR PHY system and architecture
- Development of system timing budgets, both on-die and off-chip.
- Lead and deliver best-in-class solutions for product needs
- 5-10 years in DDR PHY system design/architecture
- Strong knowledge in JEDEC DDR standards (LPDDR/PCDDR/HBM, etc.) and implication to DDR PHY system design/architecture
- Strong knowledge of link-budgets and trainings
- Strong communication skills; proven ability to collaborate across global teams
- Knowledge of signal integrity and power delivery for server products
- Knowledge of latest process technology nodes and mixed-signal designs
- Solid understanding of design-for-yield and production challenges in high-speed links
- Unix/Perl/TCL scripting (must be comfortable with writing scripts)
- DDR, DRAM, PHY, high-speed interface, signal integrity, power integrity.
- Required:
Bachelor's, Electrical Engineering - Preferred:
Master's, Electrical Engineering
• Bachelor's degree in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience. OR Master's degree in Science, Engineering, or related field and 3+ years of ASIC design, verification, validation, integration, or related work experience. OR PhD in Science, Engineering, or related field and 2+ years of ASIC design, verification, validation, integration, or related work experience.
PayRange and Other Compensation & Benefits
$ - $
The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus).
In addition, our highly competitive benefits package is designed to support your success at work, at home, and r recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).