×
Register Here to Apply for Jobs or Post Jobs. X

ASIC Design Verfication Engineer II

Job in San Francisco, San Francisco County, California, 94199, USA
Listing for: Cisco
Full Time position
Listed on 2026-02-18
Job specializations:
  • Engineering
    Systems Engineer, Hardware Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 100000 - 125000 USD Yearly USD 100000.00 125000.00 YEAR
Job Description & How to Apply Below
Position: ASIC Design Verfication Engineer II (Full Time) - United States

Please note this posting is to advertise potential job opportunities. Applications are accepted until further notice.

Meet the Team

The ASIC Group works closely with other development teams within Cisco, including marketing, system hardware, software, product engineering, and manufacturing. Through this collaboration, members of our group play a major role in defining, developing and bringing new products to market across Cisco's product line.

Your Impact

Join our award‑winning ASIC team, where you’ll collaborate with top industry talent to design and deliver groundbreaking communications and network processing silicon. You’ll contribute to system and processor architecture, high‑speed logic design and verification, digital signal processing, memory and custom library development, physical design, DFT, signal integrity, and advanced packaging. Work with the latest VLSI techniques and deep submicron technologies, owning projects from concept to in‑house physical implementation.

Minimum Qualifications
  • Completion within the past 3 years, or current enrollment with expected completion within 12 months, Bachelors + 2 years of relevant experience or Masters + 0 years of relevant experience.
  • Familiarity with hardware description languages (HDLs), such as Verilog or VHDL.
  • Experience with RTL design and simulation tools (e.g., Synopsys, Cadence, Mentor Graphics).
  • Exposure to scripting languages (e.g., Python, Perl, TCL) for automation.
  • Familiarity with ASIC/SoC design flow including synthesis, place & route, and timing closure.
Preferred Qualifications
  • Experience with ASIC verification methodologies (e.g., UVM, System Verilog)
  • Understanding of physical design and DFT (Design for Test) principles
  • Familiarity with Linux‑based development environments
  • Ability to adapt to new technologies and problem‑solve sophisticated engineering challenges
  • Excellent organizational, teamwork, and communication skills
Why Cisco?

At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions.

Benefits

U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long‑term disability coverage, and basic life insurance.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary