×
Register Here to Apply for Jobs or Post Jobs. X

ASIC​/SoC Design Verification Engineer

Job in San Jose, Santa Clara County, California, 95199, USA
Listing for: TetraMem Inc
Full Time position
Listed on 2026-02-16
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 110000 - 300000 USD Yearly USD 110000.00 300000.00 YEAR
Job Description & How to Apply Below
  • Collaborate with design engineers and architects to define, document and implement detailed test plans for the SoC design verification
  • Build and maintain infrastructure/environment for automation verification of SoC architecture, function and performance
  • Develop reusable testbench, constrained-random/directed test cases, and verification associated behavioral module for both of block levels and system levels
  • Develop regression strategy, methodology and tools(scripts). Define and measure the function coverage. Close verification holes for design releases and tape-out
  • Work with design engineers to debug and identify root causes of simulation failure
  • Support test engineers for post-silicon validation
  • Mentor and coach team members and junior engineers. Drive verification efficiency
Requirements
  • MS with 8+ years of relevant experience or PhD (with 3+ years of experience) in Electrical Engineering, Computer Engineering, Computer Science or related degree
  • In depth knowledge of UVM/OVM, Semi formal Verification, assertion-based verification as well as hardware and software co-verification methodology
  • Extensive experience of building verification infrastructure, test planning, coverage closure, testbench and testcases development for function/performance verification
  • Proficient experience with Verilog, System Verilog, Python/Perl/TCL/Shell scripting, C/C++, System C and industry mainstream ISAs assembly coding
  • Familiarity with MIPI, AMBA (APB/AHB/AXI) bus protocol, RISC-V/ARM or DSP core
  • Experience in verifying designs at both of RTL level and post-P&R gate level
  • Ability to work in a startup environment, and to work both independently and as a team player with the ability to provide technical leadership to other members of the engineering team
Experience in one or more of the following areas considered a strong plus
  • Working knowledge of AI/ML Computing, GPU, ISP architectures and accelerators
  • Experience in verifying mix-signal design and interface of digital and analog
  • Experience of design verification for highspeed IO such as PCIE and DDR

Salary Range: $110,000 - $300,000 / year

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary