×
Register Here to Apply for Jobs or Post Jobs. X

Senior ASIC​/RTL Design Engineer - SoC Timing & Automation

Job in San Jose, Santa Clara County, California, 95199, USA
Listing for: AMD
Full Time position
Listed on 2026-02-21
Job specializations:
  • Engineering
    Systems Engineer, Electrical Engineering, Electronics Engineer, Engineering Design & Technologists
Salary/Wage Range or Industry Benchmark: 100000 - 125000 USD Yearly USD 100000.00 125000.00 YEAR
Job Description & How to Apply Below
A leading semiconductor company is seeking a Senior ASIC/RTL Design Engineer in San Jose, California. The role involves designing and integrating complex SoCs, focusing on RTL ownership, timing constraints, and debugging SDC development. Ideal candidates possess strong collaborative skills, advanced EDA tool knowledge, and TCL scripting capabilities. A Bachelor's or Master's degree in Electrical or Computer Engineering is required. This position does not support visa sponsorship.
#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary