More jobs:
Physical Design Engineer
Job in
San Jose, Santa Clara County, California, 95199, USA
Listed on 2026-05-03
Listing for:
ACL Digital
Full Time
position Listed on 2026-05-03
Job specializations:
-
Engineering
Systems Engineer
Job Description & How to Apply Below
- Strong experience in RTL synthesis using Cadence Genus/Fusion compiler, including SDC constraint development and QoR optimization (timing, area, power)
- Hands-on expertise in Static Timing Analysis using Tempus, including setup/hold closure, MMMC scenarios, OCV, and timing signoff concepts
- Ability to analyze and debug timing violations across synthesis and floorplan stages and drive closure
- Experience in block-level floor planning using Cadence Innovus, or fusion compiler including macro placement, IO planning, utilization,
- Experience in advanced nodes (5nm or below) with ability to work in a fast-paced, execution-driven environment
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
Search for further Jobs Here:
×