More jobs:
Senior DFT Design Engineer III Scan/Atpg MBIST JTAG On-Site
Job in
San Jose, Santa Clara County, California, 95199, USA
Listed on 2026-06-04
Listing for:
Arrow Electronics
Full Time
position Listed on 2026-06-04
Job specializations:
-
Engineering
Electronics Engineer, Systems Engineer
Job Description & How to Apply Below
A leading global electronics firm is looking for a Design For Test Engineer III in San Jose, CA. You will handle DFT implementation for advanced networking chips, along with responsibilities including RTL checks, pattern generation, and silicon debugging. Ideal candidates will have 5-7 years of experience in DFT, familiarity with multiple tools such as Mentor Tessent and VCS, and a degree in Microelectronics or Electronics.
Attractive benefits package including medical insurance, 401k matching, and tuition reimbursement is offered.
#J-18808-Ljbffr
Position Requirements
10+ Years
work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
Search for further Jobs Here:
×