Senior Principal IC Design Verification Application Engineer
Listed on 2026-06-17
-
Engineering
Hardware Engineer, Systems Engineer, Test Engineer, Electronics Engineer
Position Overview
Cadence seeks an energetic and innovative Application Engineer for our Verification Field Applications Engineering (AE) team. The role works closely with industry leaders, supporting pre‑ and post‑sales technical support and driving customer success by developing customer‑specific verification requirements, advanced verification component development, methodology support, and maintaining Cadence’s verification tools and services.
Key Responsibilities- Establish technical credibility and rapport with customers and act as the go‑to expert for technical inquiries and support.
- Collaborate with R&D to provide in‑depth technical assistance for advanced verification flows and AI/ML applications to secure design wins.
- Champion the customer’s needs and work with R&D and marketing to develop competitive and creative technical solutions.
- Understand the competitive landscape and continuously work to differentiate Cadence’s solutions.
- Write technical product literature such as application notes and technical articles.
- Review new product proposals and device specifications.
- Assume technical leadership roles in small teams as needed.
Minimum: BS, MS, or PhD in Computer Science/Engineering, Electrical Engineering, or related field; 7+ years experience with System Verilog, VHDL, Verilog; verification skills such as UVM testbench architecture, development, and debug; strong RTL and Testbench debug skills; scripting (Perl, Python or Tcl); strong software, HDL design and verification skills; ability to quickly analyze verification environments and design complexity; strong verbal and written communication skills;
strong teamwork skills; ability to interact effectively with both external customers and R&D teams.
Preferred: Experience with C/C++/SystemC; deploying VIPs in test benches; knowledge of protocols like JTAG, UART, PCIe, AMBA, DDR; understanding of design fundamentals such as architecture, micro‑architecture, HDLs, synthesis, and timing; digital design experience.
CompensationAnnual salary range for California is $143,500 to $266,500. Candidates may also be eligible for incentive compensation (bonus, equity). Compensation may vary based on qualifications, skill level, competencies, and work location.
BenefitsPaid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, medical, dental, and vision plans.
Equal Employment OpportunityCadence is committed to equal employment opportunity throughout all levels of the organization. Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.
Legal StatementsCadence participates in the E-Verify program in certain U.S. locations as required by law.
#J-18808-Ljbffr(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).