Design Verification Engineer

This range is provided by Tara Technical Solutions (TTS). Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.

$/yr - $/yr

Direct message the job poster from Tara Technical Solutions (TTS)

Functional verification of complex designs.

Responsible for verification from test planning, test bench development, test execution and functional/code coverage closure.

Skills/Expertise:

Expertise in architecting reusable and constrained random test benches from scratch.

Expertise in verification methodologies like UVM.

Verification expertise with Interface IP designs. Beneficial areas would include High bandwidth memory (HBM) PHY / controller sub-systems, Ethernet/PCIE/CXL (Physical coding sublayer)/Serdes designs.

Experience with ARM based bus protocols like APB, AXI and CHI is highly desirable.

Strong understanding of System Verilog assertions and ability to quickly write effective coverage and assertion properties.

Minimum Industry Experience :

Bachelor's Degree + 8+ years of related experience;

OR

Master's Degree + 6+ years of experience.

Having Exp in Memory Controllers And Or HBM or Ethernet/MAC is also a PLUS.

* H1B Transfer IS NOT open at this time.

• Seniority level
  
  Mid-Senior level

• Employment type
  
  Full-time

• Job function
  
  Engineering and Design
• Industries Semiconductor Manufacturing

Referrals increase your chances of interviewing at Tara Technical Solutions (TTS) by 2x

Medical insurance

Vision insurance

401(k)

Paid maternity leave

Child care support

Pension plan

Paid paternity leave

Student loan assistance

Disability insurance

Tuition assistance

Apply BELOW