×
Register Here to Apply for Jobs or Post Jobs. X

Sr. Analog Mixed-Signal Design Engineer

Job in San Jose, Santa Clara County, California, 95199, USA
Listing for: Cypress HCM
Full Time position
Listed on 2026-06-18
Job specializations:
  • Engineering
    Electronics Engineer, Electrical Engineering, Systems Engineer, Test Engineer
Salary/Wage Range or Industry Benchmark: 150000 - 200000 USD Yearly USD 150000.00 200000.00 YEAR
Job Description & How to Apply Below

Sr. Analog/Mixed-Signal Design Engineer

This exciting role will be responsible for circuit design and implementation at the chip or block level, developing high-performance analog and mixed-signal components such as transmitters, receivers, PLLs, DLLs, ADCs, and DACs. The role involves circuit simulation, layout collaboration, behavioral modeling, and silicon validation. The company is a silicon IP provider for the semiconductor manufacturing industry. This position can be based in San Jose, CA or Atlanta, GA.

Responsibilities:
  • Own and implement analog/mixed‑signal designs at the chip or block level to meet performance and timing goals.
  • Design, simulate, and characterize high‑speed circuits such as transmitters, receivers, PLLs, DLLs, ADCs, DACs, and LDOs.
  • Develop and validate circuit architectures, perform post‑layout verification, and document analysis results.
  • Collaborate with layout, lab, and system teams for silicon bring‑up, test planning, and characterization.
  • Create behavioral models for verification simulations and support pre‑silicon verification flows.
Qualifications:
  • MS or PhD in Electrical Engineering with 2+ years of CMOS analog/mixed‑signal design experience.
  • Hands‑on experience in one or more circuits: transmitters, receivers (CTLE, DFE), PLLs, DLLs, or clock distribution.
  • Strong understanding of analog fundamentals, bias circuits, op‑amps, and design tradeoffs.
  • Experience with DDR4/5 or PCIe interface design preferred.
  • Familiarity with FinFET and digitally assisted design a plus.
  • Skilled in modeling with MATLAB, Verilog‑A, or Verilog.
  • Strong communication and teamwork abilities in a cross‑functional R&D environment.
Salary Range:

$ – $ per year, depending on experience and location.

Weekly

Schedule:

Hybrid schedule (3 days onsite and 2 days remote), based in either San Jose, CA or Johns Creek, GA.

Seniority Level:

Mid‑Senior level.

Employment Type:

Full‑time.

Job Function:

Quality Assurance, Engineering, and Manufacturing.

Benefits:
  • Medical insurance
  • Vision insurance
  • 401(k)
#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary