×
Register Here to Apply for Jobs or Post Jobs. X

Analog Design Engineer | Irvine, CA

Job in San Jose, Santa Clara County, California, 95199, USA
Listing for: Celero Communications, Inc.
Full Time position
Listed on 2026-06-18
Job specializations:
  • Engineering
    Electronics Engineer, Systems Engineer, Electrical Engineering, Hardware Engineer
Salary/Wage Range or Industry Benchmark: 150000 - 250000 USD Yearly USD 150000.00 250000.00 YEAR
Job Description & How to Apply Below

Job Overview

Are you an Analog Design Engineer who is seeking an amazing opportunity delivering disruptive high speed interconnect technology powering next generation AI? We are looking for an Analog Design Engineer – someone who is excited to join a fast-growing start‑up company, responsible for handling high‑speed mixed‑signal circuit designs!

Preferred Location – On‑Site at our Irvine, CA HQ

Candidate will have the opportunity to architect and design circuits for high‑performance transceivers and other critical analog functions.

What You Will Do
  • High speed analog circuit design, such as high‑speed broadband amplifiers (VGA, CTLE, DRV, etc.).
  • Clock generation and distribution (VCOs, PLL, clock distribution, etc.).
  • Fundamental analog blocks (bandgap references, LDOs, temperature sensors, etc.).
  • New techniques for the development of next‑generation optical transceiver.
  • Design of custom passive components, from concept to silicon implementation.
  • Supervise analog layouts within advanced process nodes.
  • System verification and circuit design spec creation.
  • Silicon bring‑up, debug, and support.
  • Team communication and documentation.
What You Will Bring
  • Master’s degree and/or PhD in Electrical Engineering or related fields with 5+ years of experience.
  • Strong analog design fundamentals and experience in designing analog circuit blocks for broadband amplification, clock generation and distribution, and/or fundamental analog blocks.
  • Experience with analog design and verification tools (Virtuoso, Spectre, ADE and post‑layout extraction tools) is a must.
  • Experience in advanced CMOS design and verification flows (tools to evaluate self‑heating, electromigration, safe operating area).
  • Experience with electromagnetic simulation tools (EMX, Momentum, HFSS or other) is a plus.
  • Knowledge of the fundamentals of electromagnetism, lumped models and high‑frequency design.
  • Good understanding of analog layouts in FinFET and its effect on high‑speed designs is a plus.
  • Strong communication and documentation skills.
Salary Range for US

$150,000 - $250,000 Base Annually. The final offer will be determined based on job‑related skills, experience, qualifications, and location.

Equal Employment Opportunity

As set forth in Celero Communications, Inc.’s Equal Employment Opportunity policy, we do not discriminate on the basis of any protected group status under any applicable law.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary