×
Register Here to Apply for Jobs or Post Jobs. X

Staff Engineer, PCIe PHY​/Link Analysis

Job in San Jose, Santa Clara County, California, 95112, USA
Listing for: Samsung Semiconductor
Full Time position
Listed on 2026-08-24
Job specializations:
  • Engineering
    Systems Engineer, Software Engineer
Job Description & How to Apply Below

Staff Engineer, PCIe PHY/Link Analysis

San Jose, California, United States

Advancing the World's Technology Together

Our technology solutions power the tools you use every day--including smartphones, electric vehicles, hyperscale data centers, IoT devices, and so much more. Here, you'll have an opportunity to be part of a global leader whose innovative designs are pushing the boundaries of what's possible and powering the future.

We believe innovation and growth are driven by an inclusive culture and a diverse workforce. We're dedicated to empowering people to be their true selves. Together, we're building a better tomorrow for our employees, customers, partners, and communities.

At the Technology Enabling Development Lab (TED), our core development focus is the host interface firmware layer that sits in the intersection of system software and flash management firmware. This key host interface firmware technology drives Samsung's breakthrough V-NAND technology and enables our customers to power performance-oriented, demanding, enterprise-class applications ranging from hyper-scale data centers, to big data processing, to software defined virtualized storage arrays and infrastructures.

What You'll Do

  • Protocol Stack Analysis:
    Understand PHY/Link architecture, implementation, and integration of the PCIe protocol stack from the Physical Layer through the Data Link Layer to the Transaction/Transport Layer, in collaboration with internal H/W teams and external vendors.
  • Link Bring-up & Training:
    Own LTSSM behavior, link training and equalization sequencing, PCIe enumeration, and configuration-space flows during device bring-up.
  • Transaction/Transport Layer:
    Analyze and validate TLP/DLLP handling, flow control, credit management, ordering rules, ACK/NAK and replay, error handling (AER), and end-to-end data integrity across the stack.
  • Debug & Optimization:
    Analyze and debug complex PHY, Link, and Transport layer issues during bring-up and sustaining stages of NVMe SSD products, from Gen1 to the latest generation (Gen7), covering protocol (LTSSM / PCIe enumeration) and PCIe feature-related issues.
  • Compliance & Standards:
    Participate in and support industry PHY/Link compliance tests, including PCI-SIG events.
  • Field Support:
    Provide onsite support for PHY/Link related tasks at customer sites and labs.
  • Travel:
    This position requires up to 25% business travel.

What You Bring

  • BS in Computer/Electrical/Electronic Engineering or Computer Science, and 8+ years of relevant experience in hardware or a MS in Computer/Electrical/Electronic Engineering or Computer Science with 5+ years of relevant experience is required.
  • Protocol Expertise:
    Deep proficiency with the PCIe protocol spanning the entire architecture from the Physical Layer through the Data Link Layer to the Transaction/Transport Layer.
  • Link Layer Mastery:
    Strong hands-on knowledge of LTSSM, link training/equalization, PCIe enumeration, flow control, replay/retry, and error handling (AER).
  • PHY Awareness:
    Working knowledge of PHY-layer operation (CDR to Equalizer such as VGA, CTLE, DFE, FFE, DSP, etc ) sufficient to root-cause link issues that cross the PHY/Link boundary.
  • Firmware & Debugging:
    Solid experience in C/C++ for embedded systems, and expertise with UART/JTAG/ICE debuggers and general firmware debugging techniques.
  • Analysis Tools:
    Strong experience with PCIe protocol analyzers, logic analyzers, and signal analyzers for link and transaction-level debug.
  • Collaboration:

    Ability to work effectively within a multi-functional team environment.

Preferred Skills

  • Knowledge on SI/PI for PCIe
  • Extended Protocols:
    Proficiency in NVMe, CXL, or SAS/SATA protocols is a significant plus.
  • Validation:
    Experience in both pre-silicon and post-silicon SoC validation.
  • Power Management:
    Experience with PCIe power management (ASPM, L1 substates) and low-power link states.

What We Offer

The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job-related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance. This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones.

In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours. Give Back With a charitable giving match and frequent opportunities to get involved, we take an active role in supporting the community. Enjoy Time Away You'll start with 4+ weeks of paid time off a year, plus holidays and sick leave, to rest and recharge.

Care for Family Whatever family means to you, we want to support you along the way—including a stipend for fertility care or adoption, medical travel support, and virtual vet care for your fur babies. Prioritize Emotional Wellness With on-demand apps and free…

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary