IP Verification Engineer

Verification Engineer

At AMD, we believe technology has the power to solve the world's most important challenges. From advancing healthcare and scientific discovery to powering AI and the technologies people rely on every day, innovation at AMD is shaping the future.

Whether you're designing next-gen processors, enabling AI breakthroughs, or bringing leading edge products to market, every role at AMD contributes to something bigger — technology that moves the world forward. Join us and, together, we'll advance your career.

The Role:

As a verification engineer in the AECG Group, you will help bring to life cutting-edge FPGA, ASICs for a variety of target customers. As a member of the front-end design/integration team, you will work closely with the architecture, IP design, PD teams, and product engineers to achieve first pass silicon success.

The Person:

You have a passion for modern, complex IP architectures, digital design, and verification in general. You are a team player who has excellent communication skills and experience collaborating with other engineers located in different sites/time zones. You have strong analytical and problem-solving skills and are willing to learn and ready to take on problems.

Key Responsibilities:

• Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
• Develop test plan documentation, accounting for interactions with other features, the hardware, the firmware, and the software driver use cases
• Code IP or SS level UVM based test benches, verification components - monitors, scoreboard, checkers
• Build the directed and random verification tests
• Run regressions, debug test failures towards ensuring high design functional, performance and implementation quality

Preferred Experience:

• Proficient in IP level verification
• Proven record of providing technical leadership to a small team through project lifecycle from Planning to Tape Out
• Experience with PCIe, CXL, NVMe or ethernet protocol
• Expert in Verilog, System Verilog, Object Oriented programming
• Expert in developing UVM based verification frameworks and test benches
• Experience with usage of AI in automation of verification processes and flows
• Exposure to simulation profile, efficiency improvement, acceleration, HLS tools/process
• Good Computer Architecture, systems knowledge
• Comfortable in python / perl and editing / maintaining scripts
• Strong communication skills and the ability to work independently as well as in a cross-site team environment

Academic Credentials:

• Bachelors or Masters degree in computer engineering/Electrical Engineering

Location:

• San Jose, CA
• Candidates located in San Diego, CA;
  Austin, TX; or Longmont, CO may be considered for more senior-level experienced candidates.