Principal Design Engineer Posted
Job in
San Jose, Santa Clara County, California, 95199, USA
Listed on 2026-09-09
Listing for:
Micron Technology, Inc
Full Time
position Listed on 2026-09-09
Job specializations:
-
Engineering
Systems Engineer, Electrical Engineering, Electronics Engineer, Hardware Engineer
Job Description & How to Apply Below
Principal Design Engineer | Micron Technology # Single Position Change the world through innovation
View All Jobs## Principal Design Engineer San Jose, California, United States of America Apply Now Find out how well you match with this jobJob IDJR
104720
** Our vision is to transform how the world uses information to enrich life for
* all*.
** Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.
The Principal Design Engineer in Micron’s NVEG organization, you will be at the forefront of shaping the future of memory technology! In this role, you will lead the development, layout, and optimization of ground breaking datapath circuits for next-generation NAND flash memory. You will act as a key technical leader, driving task forces and making strategic architectural decisions to achieve critical design targets such as unprecedented data rates and lower power consumption.
By evaluating the trade-offs of emerging architectures, you will advise end-to-end implementation—from design planning and layout to silicon validation—ensuring project achievements are met while mentoring the next generation of engineering talent!
** What’s Encouraged Daily:**
* ** Technical Ownership:
** Manage, design, and verify major IO/datapath blocks (e.g., input receiver, serializer, deserializer, clock distribution, equalizer, ZQ calibration, ONFI training features, and wave pipelines) to strictly meet performance specifications.
* ** Layout & Optimization:
** Model layout parasitics and optimize signal quality. Conduct regular layout reviews to identify and complete opportunities for area reduction and power efficiency improvements.
* ** Multi-functional Integration:
** Collaborate closely with project integration and other functional design teams to define and negotiate specifications for major block interfaces.
* ** Silicon Bring-up & Yield:
** Partner with Product Engineering (PE) to define silicon experiments, drive silicon debugging, and propose architectural fixes to improve yield and performance.
* ** Customer & Systems Alignment:
** Liaise with Applications Engineering (Apps) to evaluate the feasibility of introducing new specifications, balancing customer needs against design requirements and physical limitations.
* ** Document methodologies clearly. Present final results to expert panels and team members. Actively mentor engineers newer to the field to improve the team's technical skills.
**** Minimum Qualifications
*** BS or MS in Electrical Engineering, or a related filed with 8+ years of relevant IC design experience
* 10+ years of in depth knowledge and deep intuitive understanding of high-speed IO circuit performance, power/area optimization, and top level chip architecture/floor planning.
* Proven track record in physical design flows, layout optimization, and parasitic extraction.
* Demonstrated experience with high-speed interfaces for NAND and sophisticated training/calibration features.
* Strong project management skills with the ability to lead sophisticated design initiatives and effectively communicate progress and outcomes to diverse team members.
** Preferred Qualifications
*** Hands-on experience in applying AI to improve design quality, workflow efficiency, or layout optimization.
* Experience with DRAM interface(e.g. DDR4/5, LPDDR5/6, HBM3/3E/4) or other high speed industry standard interfaces.
* Experience with signal/power integrity (SI/PI) and chip-level power delivery network(PDN) design and optimization
* Comprehensive understanding of sophisticated CMOS device physics, device reliability mechanisms, BSIM modeling, and CMOS targets for high-speed IO operation.
The US base salary range that Micron Technology estimates it could pay for this full-time position is:$ - $ a year Additional compensation may include benefits, bonuses and equity. Our salary ranges are determined by role, level, and location. The range displayed on each job posting reflects the minimum and maximum target base pay for new hire salaries of the position across all US…
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
Search for further Jobs Here:
×