Firmware/Software Technology Lead
Job in
San Jose, Santa Clara County, California, 95199, USA
Listed on 2026-09-10
Listing for:
Astera Labs
Full Time
position Listed on 2026-09-10
Job specializations:
-
Engineering
Hardware Engineer, Electronics Engineer, Test Engineer, Systems Engineer
Job Description & How to Apply Below
- Astera Labs is hiring a Tech Lead Design Engineer to help architect and deliver the connectivity silicon powering the world’s largest AI clusters. You’ll own design execution on complex blocks across our purpose-built products, working at the cutting edge of PCIe, CXL, Ethernet, and emerging rack-scale interconnect technologies
- This is a high-impact technical role at a hyper-growth company. You’ll partner closely with architecture, verification, DFT, and physical design teams to take features from spec to silicon, while contributing to the design methodology that scales with our roadmap. If you want to ship silicon that defines AI infrastructure, this is the team
- RTL Design & Implementation
- Own RTL design for assigned blocks from microarchitecture through synthesis sign-off
- Develop high-quality, synthesizable Verilog/System Verilog with strong attention to PPA
- Drive design reviews, lint, CDC, and timing closure activities to silicon-ready quality
- Cross-Functional Execution
- Partner with architecture to translate specifications into implementation-ready microarchitecture
- Collaborate with verification on testplans, coverage closure, and bug triage
- Work with DFT and physical design teams on scan, BIST, floor planning, and timing closure
- Technical Leadership & Quality
- Mentor junior engineers and contribute to design methodology, scripts, and best practices
- Debug complex pre-silicon and post-silicon issues across RTL, gate-level, and emulation environments
- Drive structured, data-driven design decisions in support of aggressive tapeout schedules
- Flexible time off in the US
- Parental leave
- 401K
- Retirement and pension plans
- Competitive medical, dental and vision plans
- 5+ years of digital design experience, including at least one full chip from spec to tapeout
- Solid understanding of high-speed serial interfaces (PCIe, Ethernet, or similar) and SoC integration
- Hands-on experience with timing closure, CDC, lint, and low-power design techniques
- Strong proficiency in Verilog/System Verilog, RTL coding, and synthesis flows
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field
- MS or PhD in Electrical Engineering or Computer Engineering
- Experience with PCIe Gen5/Gen6, CXL, UALink, UCIe, or Ethernet MAC/PCS designs
- Familiarity with formal verification, emulation, or assertion-based methodologies
- Background in advanced process nodes (7nm, 5nm, or below)
- Strong debug skills across pre-silicon and post-silicon environments
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
Search for further Jobs Here:
×