Senior Engineer, RTL Design
Listed on 2026-06-18
-
IT/Tech
Hardware Engineer, Systems Engineer
Senior Engineer, RTL Design Overview
The Memory Solutions Lab (MSL) is part of Samsung’s Memory Business Unit, the industry's technology and volume leader in DRAM, NAND Flash, SRAM memory. MSL’s vision is to solve key problems and optimize architecture solutions for Cloud & Data center environments. We are an integral part of Samsung’s strong R&D focus & lab innovation engine. We work closely with development teams to bring feature innovation to product roadmaps.
WhatYou’ll Do
The Candidate will be a key technical member of MSL, Datacenter Device Solutions (DCDS) Group. He or she will join a team of experts in researching and developing innovative data center/ cloud networking, storage, and compute technologies and system solutions. The ideal candidate preferred to have prior experience developing leading edge solutions for at least one of the areas: memory hierarchy, storage, networking, or embedded computing.
Location:
Daily onsite presence at our San Jose office in alignment with our Flexible Work policy
Job
- Microarchitecture, RTL design, and verification.
- Develop new RTL IP for high performance PoCs.
- Lab bring-up, lab test and validation of RTL IPs.
- Research next generation memory and storage controller features.
- Research emerging technology standards.
- Work with hardware/ software architects developing one‑of‑a‑kind innovative FPGA prototypes and contribute to feasibility studies & developing solutions.
- Assist software architects developing Linux/ Windows device driver, test and debug.
- Participate in value proposition studies, publish papers in leading journals and conferences, and file patents.
- Complete other responsibilities as assigned.
- BS with 5 years of RTL Development, MS with 3 years of RTL Development, or Ph.D. in Computer Engineering or Electrical Engineering.
- Familiarity with FPGA design tool flows, synthesis, timing analysis, partitioning, FPGA programming, bring up and testing is a plus.
- In‑depth background in HDL development, Verilog coding, integration, synthesis, debug, simulation, test bench creation and debug using CAD tools (Synopsys, Mentor, Cadence tools).
- Hands‑on experience with hardware board bring‑up, server system integration and software integration.
- Experience and exposure to PCIe, CXL, NVMe, AXI, DDR4/5, Ethernet protocols.
- Must be highly motivated with excellent verbal and written communication skills.
- Demonstrated attention to detail.
- Ability to meet aggressive project deadlines in a team environment.
- Ability to work successfully with cross‑functional teams, including coordinating across organizational boundaries and geographies.
- You’re inclusive, adapting your style to the situation and diverse global norms of our people.
- An avid learner, you approach challenges with curiosity and resilience, seeking data to help build understanding.
- You’re collaborative, building relationships, humbly offering support and openly welcoming approaches.
- Innovative and creative, you proactively explore new ideas and adapt quickly to change.
The pay range below is for all roles at this level across all US locations and functions. Pay within this range varies by work location and may also depend on job‑related knowledge, skills, and experience. We also offer incentive opportunities that reward employees based on individual and company performance.
This is in addition to our diverse package of benefits centered around the wellbeing of our employees and their loved ones. In addition to the usual Medical/Dental/Vision/401k, our inclusive rewards plan empowers our people to care for their whole selves. An investment in your future is an investment in ours.
Base Pay Range: $138,000—$206,000 USD
Equal Opportunity Employment PolicySamsung Semiconductor takes pride in being an equal opportunity workplace dedicated to fostering an environment where all individuals feel valued and empowered to excel, regardless of race, religion, color, age, disability, sex, gender identity, sexual orientation, ancestry, genetic information, marital status, national origin, political affiliation, or veteran status.
When selecting team members, we prioritize talent and qualities such as humility, kindness, and dedication. We extend comprehensive accommodations throughout our recruiting processes for candidates with disabilities, long‑term conditions, neurodivergent individuals, or those requiring pregnancy‑related support. All candidates scheduled for an interview will receive guidance on requesting accommodations.
#J-18808-Ljbffr(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).