Lead - SoC Architect

WHAT YOU DO AT AMD CHANGES EVERYTHING

At AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems. Grounded in a culture of innovation and collaboration, we believe real progress comes from bold ideas, human ingenuity and a shared passion to create something extraordinary. When you join AMD, you’ll discover the real differentiator is our culture.

We push the limits of innovation to solve the world’s most important challenges—striving for execution excellence, while being direct, humble, collaborative, and inclusive of diverse perspectives. Join us as we shape the future of AI and beyond.

Together, we advance your career.

We are seeking an exceptional SoC Architect to lead the architecture definition and technical direction for our next‑generation physical AI SoC platform. This individual will define the overall SoC architecture, drive system‑level innovation, and deliver breakthrough architectures spanning heterogeneous compute, advanced memory systems, AI acceleration, high‑performance interconnects, and leading‑edge I/Os.

As a senior technical leader, you will influence long‑term silicon architecture strategy, collaborate closely with internal and external partners, and guide teams across architecture, design, verification, physical implementation, software, and customer engineering. This role has broad organizational impact and is integral to shaping the future of AMD’s physical AI SoCs.

You are a recognized industry expert in heterogeneous SoC architecture, with deep experience in CPUs, GPUs, AI acceleration, and high‑bandwidth memory/interconnect design. You excel in driving clarity in complex technical programs, balancing performance, power, area, and cost trade‑offs. You communicate with authority and empathy, influence at executive and engineering levels, and thrive in fast‑paced, cross‑domain environments.

You bring a strong innovation mindset, a passion for emerging workloads—especially in Automotive, Wireless, and AI—and a track record of delivering differentiated SoC solutions.

• Own and lead the architecture for next‑gen physical AI SoCs, spanning processor subsystems, GPU/AI acceleration, coherent and non‑coherent interconnects, memory hierarchy, and advanced I/O.
• Define long‑term SoC architectural strategy aligned with product, roadmap, and customer requirements.
• Drive system‑level analysis, including performance modeling, power modeling, silicon feasibility studies, and early floorplan architecture.
• Develop clear, detailed architecture specifications for compute, memory, interconnect, safety/security, boot/configuration, and SoC management subsystems.
• Guide cross‑functional execution, providing leadership across RTL design, verification, physical design, firmware, software, and platform teams.
• Collaborate deeply with customers, translating use‑cases—especially Automotive ADAS/IVI, Wireless modem/control, and AI inference/training—into robust SoC architectural requirements.
• Evaluate emerging processor IP, including next‑gen x86/ARM cores, GPUs, NPUs, DSPs, and open compute accelerators, and guide integration strategy.
• Lead PPA trade‑off decisions, ensuring architectural choices align with product cost, performance, power targets, and manufacturability constraints.
• Innovate cross‑cutting technologies such as safety islands, hardware security modules, heterogeneous coherency, traffic shaping, system QoS, and power management.
• Mentor architects across the organization, elevating architectural rigor, methodology, and technical leadership capability.

• Proven track record defining and delivering architecture for complex heterogeneous SoCs in advanced nodes.
• Expertise in x86 and ARM based processor subsystems, GPU compute architecture, AI accelerators, DSP pipelines, and heterogeneous compute integration.
• Strong technical leadership across interconnect fabrics and memory technology & sub subsystems.
• Experience with Automotive, Wireless systems, and AI/ML use‑cases.
• Familiarity with high‑speed I/Os, multi‑chiplet partitioning, and chiplet…