×
Register Here to Apply for Jobs or Post Jobs. X

Senior Analog Layout Engineer; Speed​/Precision Analog

Job in Santa Clara, Santa Clara County, California, 95053, USA
Listing for: UST
Full Time position
Listed on 2026-02-16
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 87000 - 131000 USD Yearly USD 87000.00 131000.00 YEAR
Job Description & How to Apply Below
Position: Senior Analog Layout Engineer (High Speed / Precision Analog)

Role description

Senior Analog Layout Engineer (High Speed / Precision Analog)

Technical Lead I - VLSI

You Are:

We are seeking an experienced Senior Analog Layout Engineer with strong expertise in high speed and precision analog layout design for deep sub micron FinFET technologies.

The opportunity:
  • Perform custom analog layout design for high speed and precision analog circuits in advanced FinFET process technologies
  • Design and implement layout for high speed Ser Des blocks, including:
    • Equalizers
    • PLLs
    • Phase Interpolators
    • CDRs
  • Develop layout for precision analog blocks such as:
    • ADCs
    • DACs
  • Execute floor planning and support design sign off closure, including handling:
    • Multiple power rails
    • ESD requirements
  • Integrate digital hard IPs into complex analog/mixed signal designs
  • Perform DRC/LVS debugging and resolve layout related issues efficiently
  • Utilize and develop SKILL scripts to improve layout productivity and automation
  • Work closely with circuit designers, verification, and process teams to ensure layout meets performance, reliability, and manufacturability requirements
What you need:
  • BS or MS in Electrical Engineering
  • 8+ years of hands-on experience in high speed and precision analog layout design
  • Strong experience in deep sub-micron FinFET process technologies
  • Proficiency with standard industry layout and verification tools, such as:
    • Cadence
    • Synopsys
    • Calibre
  • Proven experience in custom layout design for high speed and precision analog circuits
  • Solid understanding of DRC/LVS verification flows
  • Hands-on experience with SKILL coding
  • Preferred / Plus Skills
  • Experience in complex SoC or mixed signal integration environments
  • Strong understanding of signal integrity, matching, and parasitic effects
  • Experience working on high performance, low power designs
  • Good communication skills and ability to collaborate across global teams
  • Experience Level
  • 8+ years of relevant industry experience
Compensation & Benefits

Role

Location:

California

Compensation Range: $87,000-$131,000

Benefits

Full-time employees accrue vacation, sick leave, holidays, and participate in benefits described (401(k) with employer matching, medical/dental/vision, life insurance, disability, HSA/FSAs where applicable). Benefits vary by location and employee type.

Equal Employment Opportunity

UST is an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, status as a protected veteran, or any other applicable characteristics protected by law. We will consider qualified applicants with arrest or conviction records in accordance with state and local laws and fair chance ordinances.

#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary