Lead STA & Implementation Engineer

Company:Qualcomm Atheros, Inc.
Job Area:Engineering Group, Engineering Group > ASICS Engineering

General

Summary:

Qualcomm-Atheros, a.k.a. QCA is a wholly owned subsidiary of Qualcomm and a leading provider of wireless technologies for the mobile, networking, computing and consumer electronics markets. As a key member of a fast-paced Integrated Wireless Technology team, the role involves ownership and leading Static timing closure and synthesis for complex low-power WiFi SoCs and sub-systems.

Qualcomm’s Wi‑Fi SoC organization is seeking an experienced and highly skilled Static Timing Analysis (STA) and Synthesis Engineer to contribute to the development of next‑generation connectivity chipsets. This role focuses on driving timing‑critical implementation for high‑performance, low‑power Wi‑Fi solutions used across mobile, Access point (WIN), XR, automotive, and IoT platforms. You will collaborate closely with Architecture, RTL design, Design verification, DFT, and physical design teams to deliver high‑quality silicon on aggressive schedules.

The responsibilities include the following

• Timing Analysis:

  • Lead full-chip and sub-system level Static Timing Analysis (STA) and timing closure for both pre-layout and post-layout phases.

  • Lead and drive full‑chip and block‑level STA using Prime Time or equivalent tools.

  • Analyze timing bottlenecks and propose architectural or micro‑architectural improvements.

  • Support ECO flows for late‑stage timing fixes and functional corrections.

• Synthesis & Implementation:

  • Perform synthesis (including low power), formal verification (LEC), and low‑power checks for complex SoCs, sub-systems, and cores.

  • Validate synthesis QoR and ensure clean handoff to physical design.

  • Develop, validate, and maintain SDC constraints.

  • Balance Power, Performance, and Area (PPA) constraints during implementation.

  • Perform functional ECOs including conformal ECOs.

• Methodology:

  • Develop AI‑driven flows using TCL, Perl, and Python scripts to automate and enhance efficiency across STA, synthesis, timing‑constraint development, ECO implementation, and low‑power verification flows.

Required Skill:

• 7–10+ years of experience in ASIC/SoC STA, synthesis (including low power), timing constraint development, low power checks and functional ECO implementation.

• Deep knowledge of Static Timing Analysis (STA), Synthesis and timing constraints.

• Experience with Multi Mode Multi Corner (MMMC) timing closure, OCV/AOCV/POCV, and advanced technology nodes.

• Experience with timing closure sign off requirements.

• Experience in Logical Equivalence Checking (LEC) (RTL-to-Netlist and Netlist-to-Netlist).

• Understanding of SOC clocking and reset methodology and implementation.

• Strong scripting skills in TCL and Perl.

• Experience with low‑power implementation techniques and design checks (multi‑voltage designs, UPF).

• Hands‑on experience with:

  • Synopsys Prime Time

  • Synopsys Design Compiler / Cadence Genus

Preferred Qualifications

• Familiarity with low‑power design, bus implementation (AXI/AHB) and Clock Domain Crossing (CDC).

• Familiarity with Wi‑Fi, Bluetooth, or other wireless SoC architectures.

• Familiarity with peripheral interfaces (PCIe, SDIO, and USB).

• Exposure to physical design flows.

• Scripting skills using Python.

• Exposure to power estimation using Prime Power (PTPX).

• Conformal/Formality for logic equivalence checking.

Minimum Qualifications:

• Bachelor’s degree in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.

• OR Master’s degree in Science, Engineering, or related field and 5+ years of ASIC design, verification, validation, integration, or related work experience.

• OR PhD in Science, Engineering, or related field and 4+ years of ASIC design, verification, validation, integration, or related work experience.

EEO Statement: Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, Qualcomm is committed to providing an accessible process. You may e‑mail disability‑ or call Qualcomm's toll‑free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to participate in the hiring process.

Qualcomm is also committed to making our workplace accessible for individuals with disabilities.

Pay range and Other Compensation & Benefits: $ - $

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Salary is only one component of total compensation  offer a competitive annual discretionary bonus program and opportunity for annual RSU grants. Our benefits package is designed to support your success at work, at home, and r recruiter can discuss details about Qualcomm benefits.

If you would like more information about this role, please contact Qualcomm Careers.