×
Register Here to Apply for Jobs or Post Jobs. X

ASIC Design Engineer - Fabric​/Interconnect

Job in Santa Clara, Santa Clara County, California, 95054, USA
Listing for: Apple
Full Time position
Listed on 2026-06-16
Job specializations:
  • Engineering
    Hardware Engineer, Electronics Engineer, Systems Engineer
Job Description & How to Apply Below
** Role Number:*
* ** Summary*
* At Apple, phenomenal ideas have a way of becoming great products and customer experiences very quickly. The industry is accustomed to Apple taping out the SOC's for our various products at a rigorous pace. In order to achieve this, Apple's best-in-class chip is driven by top notch design engineers who implement various blocks of the chip and deliver high quality components to SoC.

This is a high transparency and critically important role and requires close working relationships with many groups and an organized approach to coordinate all tasks in parallel to hit schedules consistently with a quality design. Our position requires knowledge of interconnect fabrics and system memory hierarchy

** Description*
* - Design & Integration of coherent and non-coherent fabrics into a subsystem or SoC with good understanding of on-chip interconnect architectures (NoC topologies, crossbars, arbitration).
- Own all aspects of RTL development design, templating, scripting and RTL generation.
- Work and collaborate with other designers in the group to deliver results.
- Integrate common/shared IP blocks to design and optimize memories/hard macros required for the block
- Work with front-end synthesis/STA teams to ensure timing for the block is met
- Work with power/performance and functional verification team to ensure high quality of the block
- Work with multi-disciplinary groups to make sure designs are delivered on time and with the highest quality by incorporating proper checks at every stage of the design process

** Minimum Qualifications*
* + Minimum of BS + 3 years relevant industry experience.

** Preferred Qualifications*
* + Knowledge of cache coherency protocols (MESI, MOESI, directory-based coherence) and memory hierarchy.

+ A consistent track record of delivering large, sophisticated designs in high volume production for low power applications

+ Solid working experience with synthesis, power, performance and verification teams to develop and deliver high quality RTL design on time

+ Strong interpersonal skills, as the candidate will work with diverse groups within the company

+ Self-starter, highly motivated, highly organized, and schedule driven

+ Familiarity with all front-end tools including lint, CDC, synthesis
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary