More jobs:
Senior Design Verification Engineer; ASIC/RTL
Job in
Santa Clara, Santa Clara County, California, 95053, USA
Listed on 2026-06-18
Listing for:
Infobahn Softworld Inc
Full Time
position Listed on 2026-06-18
Job specializations:
-
Engineering
Test Engineer, Hardware Engineer
Job Description & How to Apply Below
Account Delivery Manager at Infobahn Softworld Inc
PREFERRED EXPERIENCE:
- Experience with C/C++
- Experience with Verilog, System Verilog, and modern verification libraries like UVM
- 10+ years of ASIC design verification experience
- Experience / Background with DDR or Memory Controller. PHY Verification is a plus
- Experience with scripting languages like Python, Perl, and TCL is a plus
- Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified
- Understanding of Design for Test methodologies and DFT verification experience is a plus
- Proficient in debugging firmware and RTL code using simulation tools
KEY RESPONSIBILITIES:
- Develop and maintain tests for functional verification
- Build directed and random verification tests, debug test failures to determine root causes, and work with RTL and firmware engineers to resolve design defects
- Work on functional and code coverage verification
- Provide technical support to other teams
Position Requirements
10+ Years
work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
Search for further Jobs Here:
×