×
Register Here to Apply for Jobs or Post Jobs. X

Senior ASIC DFT Timing Engineer - Equity Eligible

Job in Santa Clara, Santa Clara County, California, 95053, USA
Listing for: NVIDIA Corporation
Full Time position
Listed on 2026-06-19
Job specializations:
  • Engineering
    Hardware Engineer, Systems Engineer
Salary/Wage Range or Industry Benchmark: 136000 - 264500 USD Yearly USD 136000.00 264500.00 YEAR
Job Description & How to Apply Below

NVIDIA Corporation is seeking a DFT Timing Engineer in Santa Clara, California. The role involves driving timing analysis and closure for DFT logic across all NVIDIA chips at all hierarchical levels.

The ideal candidate will have a BS in Electrical or Computer Engineering with over 5 years of relevant experience in Static Timing Analysis. The position offers a competitive salary, eligibility for equity, and additional benefits.

#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary