×
Register Here to Apply for Jobs or Post Jobs. X

Senior STA Flow Engineer

Job in Santa Clara, Santa Clara County, California, 95053, USA
Listing for: NVIDIA Gruppe
Full Time position
Listed on 2026-06-22
Job specializations:
  • Engineering
    Electronics Engineer, Systems Engineer, Automation & Mechatronics Engineer, Electrical Engineering
Salary/Wage Range or Industry Benchmark: 168000 - 264500 USD Yearly USD 168000.00 264500.00 YEAR
Job Description & How to Apply Below

We are seeking an innovative Timing Methodology Engineer to help drive multi‑physics sign‑off strategies for the world’s leading GPUs and SoCs. This position offers an opportunity to optimize performance, yield, and reliability through comprehensive modeling, analysis, and automation. Your work will impact NVIDIA’s broad product portfolio, from consumer graphics to automotive and AI applications.

What you'll be doing
  • Improve and validate flows for Prime‑Time, Prime‑Shield, and Tempus STA QOR metrics for sign‑off flow, focusing on CAD and automation.
  • Develop custom flows for validating QOR of ETM models for both standard cells and custom IPs.
  • Create flows and recommendations for STA sign‑off to model deep submicron physical effects such as aging, self‑heating, thermal impact, IR drop, and more.
  • Collaborate with technology leads, VLSI physical design, and timing engineers to define and deploy advanced timing sign‑off strategies for world‑class silicon performance.
  • Develop tools and methodologies to improve design performance, predictability, and silicon reliability beyond industry standard tools.
  • Work on various aspects of STA flow, constraints, timing, and power optimisation.
What we need to see
  • MS or PhD in Electrical or Computer Engineering (or equivalent experience).
  • 5 years of industry experience developing and supporting STA flow.
  • Strong problem‑solving skills.
  • Excellent programming skills in Python, TCL, and PERL.
  • A disciplined coder who values automated regression testing.
  • Solid knowledge of CMOS design, clocking, and timing of synchronous circuits.
  • Good understanding of mathematics and physics fundamentals of circuit design.
  • Knowledge of clocking specifications: jitter, IR drop, crosstalk, and SPICE analysis.
Benefits

Widely considered one of the technology world’s most desirable employers, NVIDIA offers highly competitive salaries and a comprehensive benefits package. Base salary ranges from $136,000 to $218,500 USD for Level 3 and $168,000 to $264,500 USD for Level 4, depending on location and experience. Additional equity and benefits are available.

EEO Statement

NVIDIA is committed to fostering a diverse work environment and is proud to be an equal opportunity employer. We do not discriminate on the basis of race, religion, colour, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status, or any other characteristic protected by law.

#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary