×
Register Here to Apply for Jobs or Post Jobs. X

Signal and Power Integrity Engineer - Hardware

Job in Santa Clara, Santa Clara County, California, 95053, USA
Listing for: NVIDIA Gruppe
Full Time position
Listed on 2026-06-26
Job specializations:
  • Engineering
    Electronics Engineer, Systems Engineer, Test Engineer, Electrical Engineering
Salary/Wage Range or Industry Benchmark: 136000 - 218500 USD Yearly USD 136000.00 218500.00 YEAR
Job Description & How to Apply Below

We are now looking for a Signal & Power Integrity Engineer!

What you'll be doing:
  • Craft creative Signal Integrity solutions for complex system design problems.
  • Model and optimize vias, connectors, sockets, breakouts and various system components in 3D EM tools.
  • Perform system-level signal integrity simulations of high‑speed NVlink 200

    Gbs+, USB‑4, PCIe5, GDDR6, LP5X and other interfaces.
  • Continuously improve SI models using data from lab measurements and/or modelling tool/methodology updates.
  • Create, review and post‑layout SI guidelines and extractions for substrate and board layout.
  • Automate simulations, gather data, analyze and visualize results using JMP, MATLAB or similar tools.
  • Collaborate cross‑functionally to optimize package, PCB, ASIC and mixed‑signal circuits.
What we need to see:
  • BS/MS in Electrical Engineering or equivalent experience with a minimum of 2+ years in industry.
  • Strong technical background in applied electromagnetics, transmission line theory and signal processing.
  • Experience with SI on one or more signaling standards such as PCI Express, USB, SATA, HDMI, HBM, DDR5, GDDR6, LPDDR5X, etc.
  • Hands‑on use of 3‑D modelling tools like ANSYS HFSS/Q3D, 2.5‑D with ANSYS SIWAVE or similar, and 2D such as Ansys2D.
  • Familiarity with system‑level timing or loss budgets including silicon, package and board impairments.
  • Background using VNA, TDR, DSO, ParBERT and tools/applications like ADS, Ansys Designer, JMP, MATLAB, Cadence Allegro.
Ways to stand out from the crowd:
  • Experience in SI simulation and verification of test sockets, LGA sockets and mezzanine connectors, and designing channels that include them.
  • Expertise in high‑speed interface SI/PI design on industry‑standard system platforms.
  • Experience with lab measurements, debugging, SI lab correlation using oscilloscope, spectrum analyzer, VNA.
  • Knowledge of circuit design, board/package technology, link architecture and timing‑budget methodologies.
  • Familiarity with PDN evaluation using layout‑extraction tools for packages and PCBs and spice‑based time‑domain simulations.

Base salary range is $116,000 – $189,750 for Level2, and $136,000 – $218,500 for Level
3. You will also be eligible for equity and benefits.

Applications are accepted until March
21,2026.

NVIDIA is committed to fostering a diverse work environment and proud to be an equal‑opportunity employer. We do not discriminate on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary