Verification Engineer
Job in
Santa Clara, Santa Clara County, California, 95053, USA
Listed on 2026-06-27
Listing for:
EE Recruiters
Full Time
position Listed on 2026-06-27
Job specializations:
-
Engineering
Test Engineer, Quality Engineering, Electronics Engineer, Hardware Engineer
Job Description & How to Apply Below
We have several leading public companies and thriving start-ups in need of Verification Engineers. Lets talk about what you want next!
Job Description- Here, you will be working at the heart of our chip design efforts; where we are collaborating with all disciplines and making a critical impact in getting functional products to millions of customers quickly.
- What does our SOC DV team do? Well, we're verifying high throughput complex SOCs, and you'll get to drive the pre-silicon RTL verification of the full chip.
- We are working daily to ensure the quality of the SOC by working closely with the team in reviewing specifications, developing attributes, tests & coverage plans, defining methodology & test benches.
- We have to closely align with our design & micro-architecture teams to understand the functional & performance goals of the design.
- You'll have to stay abreast with design specs by conducting test plan reviews, developing block/full chip tests & triaging failures.
- Your collaborative approach will be necessary in driving the verification efforts in your specific area. You'll also support gate level functional verification, run regressions, handle bug tracking, analyze code & functional coverage, etc.
- Do you enjoy working independently too? You will get plenty of time to work on your tasks while still aligning closely with the project goals, and our multi-functional engineering efforts.
- We're looking for candidates who are well-rounded in all aspects of verification.
- Knowledge of ASIC architecture/design & in-depth knowledge of asic verification flow.
- You will thrive by demonstrating your expertise with low-level programming of complex computer systems in C/C++/assembly.
- Being already familiar asic verification environments such as UVM and System Verilog will come a long way with us.
- Apply your knowledge of industry standard interfaces and your deep understanding of Verilog, Verilog simulator, and debuggers.
- You should have a thorough understanding of the constrained random asic verification process, functional coverage, code coverage, assertion methodology & philosophy.
- Even better if you also have knowledge of formal, hardware acceleration.
- You should be an outstanding teammate with excellent interpersonal skills and the desire to take on diverse challenges.
- Competitive salary package
- Stock options for every employee
- Healthcare + dental + vision (Free for employee/heavily discounted for family)
- 401k plan
- Catered lunch + healthy snacks + beverages
- Relocation assistance + reimbursement
- Free parking + transportation incentives
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
Search for further Jobs Here:
×