×
Register Here to Apply for Jobs or Post Jobs. X

ASIC DFT STA Engineer

Job in Santa Clara, Santa Clara County, California, 95050, USA
Listing for: Webex Events (formerly Socio)
Full Time position
Listed on 2026-07-14
Job specializations:
  • Engineering
    Hardware Engineer, Test Engineer, Systems Engineer, Electronics Engineer
Job Description & How to Apply Below

Your Impact

You will be in the Silicon One development organization as an ASIC DFT STA Engineer. You are a detail-oriented STA Engineer with strong analytical skills and a deep understanding of timing constraints, such as clock groups, various exceptions, clock exclusivity. You will collaborate with cross-functional teams, communicate complex timing data clearly. As a member of this team, you will also be involved in crafting groundbreaking next generation networking chips.

You will help lead to drive the DFT and quality process through the entire implementation flow and post silicon validation phases with additional exposure to physical design signoff activities.

Key Responsibilities
  • Developing timing constraints at block, sub-chip, and full-chip levels in test modes, performing quality checks such as duplicated constraints, promotion/demotion between block and top level SDCs.
  • Check timing for unconstrained endpoints, no clock, etc.
  • Your role may include SDC validation, CDC check, and SDC flow development.
  • Developing methodologies, guidelines, and checklists to streamline STA work, resolve design and flow issues, and drive execution to ensure progress and accuracy.
Minimum Qualifications
  • Bachelors + 7 years of related experience, or Masters + 4 years of related experience, or PhD + 1 year of related experience.
  • Prior working experience with RTL design, CDC/RDC and conformal verification, SDC development.
  • Prior working experience in timing constraint development and verification.
  • Prior programming experience with at least 2 or more of the following scripting languages:
    Perl, TCL, Python, or Makefile.
Preferred Qualifications
  • Masters degree + 10 years of relevant experience.
  • Prior working experience in debugging and analyzing PCIE timing constraints, TSMC memory timing constraints.
  • Prior working experience in debugging and analyzing timing constraints, timing closure of DFT modes such as scan shift/capture and BIST.
  • Prior working experience with SDC debugging & STA tools like Synopsys TCM/Primetime.
  • Prior working experience with synthesis tools:
    Synopsys Fusion/design Compiler.
  • Prior working experience with Tessent tool like DFT insertion in RTL.
Why Cisco?

At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.

Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.

We are Cisco, and our power starts with you.

Message to applicants applying to work in the U.S. and/or Canada:

The starting salary range posted for this position is $ to $ and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation, equity, or benefits.

Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.

U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined…

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary