Senior Formal Verification Engineer

Role Overview

We are looking for a talented Senior Formal Verification Engineer to define, own, and scale the formal verification effort that hardens Velaura's next-generation Physical AI SoC. You will apply formal methods to the hardest correctness problems in the design, working with architects, RTL, and verification teams to prove correctness exhaustively and reach coverage that simulation cannot. We welcome engineers who enjoy reasoning rigorously about complex hardware, taming state-space explosion, and finding the corner-case bugs no one else can.

• Own and drive formal verification for complex SoC blocks—CPUs, control processors, floating-point units, vector/SIMD engines, and datapath-heavy designs.

• Write high-quality SVA properties and formal test benches to prove functional correctness, including end-to-end and datapath-equivalence checks.

• Apply full proofs, bounded model checking, assume-guarantee reasoning, and abstraction to close proofs on deep-state designs.

• Debug counterexamples and drive convergence on hard proofs using abstraction, constraints, and decomposition.

• Verify floating-point and arithmetic units for IEEE-754 compliance using formal datapath and equivalence checking.

• Build reusable formal apps: connectivity, register/CSR, deadlock/liveness, X-propagation, and control-path proofs.

• Define constraints and modeling assumptions, and prove them consistent and non-over-constraining.

• Drive formal coverage closure and integrate it into the overall verification signoff plan.

• Partner with architects, RTL, and simulation teams to align on what to prove formally versus in simulation.

• Maintain automated infrastructure, scripting, and CI hooks for formal regression and proof tracking.

• Use modern AI-assisted verification and debug workflows to improve productivity and coverage.

• Contribute to a culture of technical excellence and continuous improvement.

• 10+ years in functional verification, with substantial hands-on formal verification of complex digital systems.

• Track record solving hard formal problems—CPU/processor DV, floating-point/arithmetic datapath, or vector/SIMD units.

• Deep expertise with System Verilog Assertions (SVA) and formal property development.

• Hands-on experience with Jasper Gold, VC Formal, or Questa Formal / One Spin.

• Experience developing constraints and proving them consistent and non-over-constraining.

• Strong grasp of computer architecture, microarchitecture, SoC design, and digital fundamentals.

• Understanding of floating-point arithmetic, IEEE-754, and datapath correctness.

• Strong analytical skills and rigorous, mathematical reasoning about hardware.

• Strong scripting and automation skills for build, regression, and CI pipelines.

• Ability to work effectively in a collaborative, multidisciplinary team.

• Experience with formal datapath verification and arithmetic equivalence checking (e.g., C/C++/SystemC reference models vs. RTL).

• Experience verifying vector, SIMD, or matrix/tensor compute units.

• Experience with security verification (secure/non-secure isolation, information-flow, fault/side-channel) using formal methods.

• Experience with formal protocol verification of standard interconnects (e.g., AMBA AXI/ACE, CHI) using assertion IP.

• Familiarity with cache coherence, memory-consistency, and interconnect protocol verification.

• Familiarity with clock-domain-crossing (CDC) and reset-domain-crossing (RDC) formal signoff.

• Experience with sequential equivalence checking (SEC) and low-power (UPF) formal verification.

• Experience with AI, machine learning, or edge AI hardware.

• Familiarity with robotics, drones, autonomous vehicles, or industrial automation systems.

• Experience with functional-safety standards such as ISO 26262,…