×
Register Here to Apply for Jobs or Post Jobs. X

Power Management Design Engineer

Job in Santa Clara, Santa Clara County, California, 95053, USA
Listing for: SiFive
Full Time position
Listed on 2026-08-11
Job specializations:
  • Engineering
    Systems Engineer, Hardware Engineer
Salary/Wage Range or Industry Benchmark: 206000 - 251000 USD Yearly USD 206000.00 251000.00 YEAR
Job Description & How to Apply Below

About Si Five

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data‑intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer.

With SiFive, the future of RISC-V has no limits. At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are.

About Si Five

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute by bringing the limitless potential of RISC-V to the highest performance and most data‑intensive applications in the world. SiFive’s unrivaled compute platforms are continuing to enable leading technology companies around the world to innovate, optimize and deliver the most advanced solutions of tomorrow across every market segment of chip design, including artificial intelligence, machine learning, automotive, data center, mobile, and consumer.

With SiFive, the future of RISC-V has no limits. At SiFive, we are always excited to connect with talented individuals, who are just as passionate about driving innovation and changing the world as we are. Our constant innovation and ongoing success is down to our amazing teams of incredibly talented people, who collaborate and support each other to come up with truly groundbreaking ideas and solutions.

Solutions that will have a huge impact on people’s lives; making the world a better place, one processor at a time. Are you ready? To learn more about SiFive’s phenomenal success and to see why we have won the GSA’s prestigious Most Respected Private Company Award (for the fourth time!), check out our website and Glassdoor pages.

Job Description

The Role

SiFive is looking for hardware engineers who are passionate about designing industry‑leading CPU and interconnect IP to help drive the tidal wave of adoption of RISC‑V as the architecture of choice for SOC designs across a broad variety of vertical applications. We’re creating massively customizable IP and improving time‑to‑market by designing hardware as highly‑configurable generators. We're leveraging technology and ideas from the software industry to execute hardware design with the agility of software development.

As a Power‑Management/Reset/Clock Micro‑Architect and RTL Design Engineer at SiFive, you will be part of a team of engineers who are passionate about designing industry‑leading CPU cores and subsystems based on the revolutionary open RISC‑V and Tile Link architectures. You will create power management, reset, and clocking solutions that provide the central nervous system for cutting‑edge RISC‑V CPU and SoC IP designs.

You will work in a fast‑paced dynamic environment to bring new hardware IP to market quickly, with high quality and exceptional performance - delivering hardware at the speed of software!

Responsibilities
  • Work with the architecture team to understand and define power management requirements.
  • Architect, design and implement core clocking, reset and power management solutions.
  • Microarchitecture development and specification. Ensure that knowledge is shared via clear documentation and participation in a culture of collaborative design.
  • Perform initial sandbox verification, and work with the design verification team to create and execute thorough verification test plans.
  • Work with a physical implementation team to implement and optimise physical design to meet frequency, area, power goals.
  • Work with a software team to enable and optimise power management features.
Requirements
  • 3+ years of recent industry experience in CPU and SoC clocking, reset, and power‑management logic designs.
  • Experience in high‑performance, energy‑efficient CPU and SoC designs.
  • Expertise in CPU and SoC clocking, reset design, and power management,…
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary