×
Register Here to Apply for Jobs or Post Jobs. X

ASIC Efficiency Engineer: Boost PPA, GPUs & Equity

Job in Santa Clara, Santa Clara County, California, 95053, USA
Listing for: NVIDIA
Full Time position
Listed on 2026-09-10
Job specializations:
  • Engineering
    Hardware Engineer, Electronics Engineer, Systems Engineer
Salary/Wage Range or Industry Benchmark: 116000 - 189750 USD Yearly USD 116000.00 189750.00 YEAR
Job Description & How to Apply Below

NVIDIA seeks an ASIC Design Efficiency Engineer to innovate HW/RTL for next-generation GPUs and processors across mobile, embedded, and data center platforms. You will contribute to design targets, performance, and power-efficiency enhancements while collaborating with architects and VLSI teams.

The role requires a strong background in HDL, logic design, and system architecture, with a focus on efficient, scalable design methodologies and cross-disciplinary teamwork. #J-18808-Ljbffr

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary