×
Register Here to Apply for Jobs or Post Jobs. X

Verification Engineer

Job in Saratoga, Santa Clara County, California, 95071, USA
Listing for: Eridu AI
Full Time position
Listed on 2026-05-25
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer, Software Engineer, Test Engineer
Salary/Wage Range or Industry Benchmark: 195000 USD Yearly USD 195000.00 YEAR
Job Description & How to Apply Below

Responsibilities

  • Specialized Verification Strategy:
    Develop verification infrastructure and test cases for ASICs in the area of network fabrics, leveraging your extensive experience in networking.
  • Technical Expertise in ASIC Verification:
    Provide technical leadership in the verification of complex ASIC designs, ensuring compliance with industry standards and project specifications. Gate & Timing simulations: collaborate with the team to execute comprehensive gate-level simulations, including timing and power analysis, to validate the ASIC design before tape-out.
  • RTL Coverage Analysis: deliver detailed coverage metrics to assess the thoroughness of the test suite. Offer actionable feedback to design engineers, focusing on identifying gaps and suggesting enhancements to elevate test effectiveness and broaden coverage scope.
  • Quality Assurance and Process Optimization:
    Uphold the highest standards of verification quality. Initiate and implement process improvements for increased efficiency and effectiveness.
Qualifications
  • ME/BE in Electrical Engineering, Computer Engineering, or related field.
  • Experience:

    A MINIMUM of 8-15 years in ASIC verification in the area of data center networking.
  • Verification

    Skills:

    Expertise in Hardware Verification and Hardware Verification Methodology (e.g., System Verilog, OVM/VMM/UVM) with a strong understanding of ASIC Design and Verification flow. Experience with functional coverage, gate/timing/power simulations, constrained random verification and test‑plan documentation is required.
  • Technical

    Skills:

    Python/Perl/Tcl experience, strong problem solving and debugging skills are a plus.
  • Domain Knowledge:
    Prior experience with Ethernet and PCIe Protocols, Serial and Parallel VIP verification modes and high‑speed Serdes is a strong plus.
  • Communication

    Skills:

    Exceptional communication abilities, capable of effectively coordinating, and articulating complex technical issues in a clear manner.

The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.

The pay range for this role is:

195, USD per year (San Francisco Bay Area)

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary