×
Register Here to Apply for Jobs or Post Jobs. X

DFT Lead

Job in Saratoga, Santa Clara County, California, 95071, USA
Listing for: Eridu
Full Time position
Listed on 2026-06-19
Job specializations:
  • Engineering
    Systems Engineer, Hardware Engineer, Test Engineer
Salary/Wage Range or Industry Benchmark: 150000 - 200000 USD Yearly USD 150000.00 200000.00 YEAR
Job Description & How to Apply Below

About Eridu

Eridu is a Silicon Valley-based hardware startup pioneering infrastructure solutions that accelerate AI data centers to deliver Faster AI. Today’s AI performance is frequently limited by communication bottlenecks. Eridu introduces multiple industry-first innovations across silicon, packaging, software, and systems to deliver an order-of-magnitude improvement in performance, unlock greater GPU utilization, and speed training job completion times and tokens‑per‑second for more profitable inference.

We do this while simultaneously reducing capital and power costs and improving reliability. The company’s solutions and value proposition have been widely validated by leading hyperscalers.

Responsibilities
  • Define the DFT architecture of a multi-chip system SOC, involving all aspects of test design functions such as Scan, BIST, Memory Repair, BSD (ACJTAG/DCJTAG).
  • Proficiency in synthesis design constraints (SDC).
  • Prior experience with serialize rs/deserializers.
  • Sound proficiency in either Mentor or Synopsys test tools.
  • Define and implement OCC. Exposure to advanced DFT techniques like LBIST and streaming preferred.
  • Fluent in RTL level and gate level simulation.
  • Supervise ATPG generation and achieve high coverage goals for scan and speed scan.
Qualifications
  • Knowledge using synthesis, DFT & simulation CAD tools.
  • Familiarity with logic and physical design principles to drive low‑power and higher‑performance designs.
  • Fluency in scripting in Unix, Perl, Python, and TCL.
  • Good understanding of device physics and experience in deep sub‑micron technologies (7nm or below).
  • Prior exposure to EMIB architectures and bridge is a plus.
  • Knowledge of Verilog and System Verilog.
  • Excellent skills in problem solving, written and verbal communication, organization, and self‑motivation.
  • Ability to work well in a team and be productive under aggressive schedules.
  • Prior experience of multiple tapeouts in deep submicron 7nm or below is required.
  • Master’s or bachelor’s degree in EE with a minimum of 15+ years of experience.
Why Join Us?

At Eridu, you’ll have the opportunity to shape the future of AI infrastructure, working with a world‑class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI infrastructure solutions, transforming the performance of AI data centers. The starting base salary for the selected candidate will be established based on relevant skills, experience, qualifications, location, market trends, and the compensation of employees in comparable roles.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary