×
Register Here to Apply for Jobs or Post Jobs. X

Principal DV Engineer

Job in Saratoga, Santa Clara County, California, 95071, USA
Listing for: Espace
Full Time position
Listed on 2026-06-20
Job specializations:
  • Engineering
    Test Engineer, Systems Engineer
Salary/Wage Range or Industry Benchmark: 120000 - 220000 USD Yearly USD 120000.00 220000.00 YEAR
Job Description & How to Apply Below

About E-Space

Ready to make connectivity from space universally accessible, secure and actionable? Then you've come to the right place! E-space is bridging Earth and space to enable hyper-scaled deployments of Internet of Things (IoT) solutions and services. We are building a highly-advanced low Earth orbit (LEO) space system that will fundamentally change the design, economics, manufacturing and service delivery associated with traditional satellite and terrestrial IoT systems.

We’re intentional, unapologetically curious and 100% committed to innovating space-based communications and delivering actionable intelligence that will expand global economies, protect space and our planet and enhance our overall quality of life.

Job Overview

We are seeking Digital Design Verification Engineers to verify our custom ASICs for satellite and wireless telephony. Knowing Verilog, System Verilog, and UVM is a must, VHDL is valuable. We prioritize AI assistance to accelerate work.

ResponsibilitiesHDL & Verification Methodology
  • Expert-level proficiency in Verilog and System Verilog
  • Proven experience building UVM verification environments from scratch
  • Deep understanding of verification methodologies and best practices
Programming & Scripting
  • Proficient in C/C++ coding for verification purposes
  • Strong scripting skills in Perl or Python
  • Ability to write and maintain bash scripts for verification flows
Verification Planning & Execution
  • Experience writing comprehensive test plans
  • Experience writing and maintaining test suites
  • Ability to debug complex RTL simulations
  • Ability to debug gate-level simulations with SDF back‑annotation
  • Ability to assess whether SDF timing violations are benign or require attention
Leadership
  • Proven track record leading code coverage closure
  • Experience leading design verification efforts through chip tapeout
Qualifications
  • 10+ years of design verification experience in the semiconductor industry
Employment Details

This is a full‑time, exempt position, based out of our Saratoga office. The target base pay for this position is $120,000 - $220,000 annually. The total compensation packaged will be determined by various factors such as your relevant job‑related knowledge, skills, and experience.

E-space is not currently able to provide employment sponsorship for candidates who do not hold work authorization for the location of this role.

Why E-space is Right for You
  • An opportunity to really make a difference
  • Sustainability at our core
  • Fair and honest workplace
  • Innovative thinking is encouraged
  • Competitive salaries
  • Continuous learning and development
  • Health and wellness care options
  • Financial solutions for the future
  • Optional legal services (US only)
  • Paid holidays
  • Paid time off
#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary