×
Register Here to Apply for Jobs or Post Jobs. X

Low-Power Digital IC Design Engineer Intern

Job in South San Francisco, San Mateo County, California, 94083, USA
Listing for: NeuroTechX
Apprenticeship/Internship position
Listed on 2026-09-04
Job specializations:
  • Engineering
    Hardware Engineer
Salary/Wage Range or Industry Benchmark: 41000 - 55000 USD Yearly USD 41000.00 55000.00 YEAR
Job Description & How to Apply Below

Neuralink seeks experienced engineers for a Digital IC Design Engineer Intern role focused on next-generation chip architectures and hardware accelerators. You will collaborate with chip designers, electrical engineers, algorithms engineers, and software engineers on a compact, agile team to push the boundaries of energy efficiency and silicon technology.

The position emphasizes hands-on RTL, micro-architecture, and verification work, with opportunities to influence silicon bring-up and test

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary