Principal ASIC Synthesis and Timing Engineer

K2 is building the largest and highest‑power satellites ever flown, unlocking performance levels previously out of reach across every orbit. Backed by $450M from leading investors including Altimeter Capital, Redpoint Ventures, T. Rowe Price, Lightspeed Venture Partners, Alpine Space Ventures, and others – with an additional $500M in signed contracts across commercial and US government customers – we’re mass‑producing the highest‑power satellite platforms ever built for missions from LEO to deep space.

The rise of heavy‑lift launch vehicles is shifting the industry from an era of mass constraint to one of mass abundance, and we believe this new era demands a fundamentally different class of spacecraft. Engineered to survive the harshest radiation environments and to fully capitalize on today’s and tomorrow’s massive rockets, K2 satellites deliver unmatched capability at constellation scale and across multiple orbits.

With multiple launches planned through 2026 and 2027, we’re Building Bigger to develop the solar system and become a Kardashev Type II (K2) civilization. If you are a motivated individual who thrives in a fast‑paced environment and are excited about contributing to the success of a groundbreaking Series C space startup, we’d love for you to apply.

We are looking for a Principal ASIC Synthesis and Timing Engineer to lead the implementation of complex SoCs for next‑generation satellite and space systems. You will own the constraints development and validation—from RTL handoff to synthesis—and collaborate closely with architecture, RTL design, DFT, and physical design teams. This role also involves managing external physical design partners, driving convergence of schedule, ensuring first‑pass silicon success in advanced FinFET technologies, achieving timing closure, optimizing PPA, and supporting design integration with external partners.

You will contribute to development of state‑of‑the‑art mixed‑signal SoCs for the largest, most powerful satellites ever deployed in space. In your first 6 months, you will develop and implement new SoC sub‑systems for satellite communications; in your first two years, you will help deliver cutting‑edge SoCs that will fly in space.

• Own the complete RTL‑to‑synthesis flow: perform synthesis at block and top level, work with physical design team to integrate floor planning information for physical synthesis.
• Develop and maintain design methodologies, scripts, and automation to optimize performance, power, and area (PPA).
• Collaborate with front‑end and verification teams to ensure clean handoffs, timing closure, and efficient design iteration.
• Drive timing closure across multiple voltage and process corners, including sign‑off with foundry‑qualified tools.
• Own lint, CDC and UPF checks and drive collaboration to close out issues.
• Develop an end‑to‑end formal verification methodology to deliver full confidence in functionality between the RTL and the post‑layout netlist.
• Manage and technically guide external physical design partners and service vendors, ensuring alignment on milestones, deliverables, and quality standards.
• Work with EDA vendors to debug and optimize tool flows, and evaluate new methodologies.
• Support chip bring‑up and debug through close collaboration with post‑silicon and test teams.
• Support your product through production and spaceflight.

• B.S. or M.S. in Electrical Engineering, Computer Engineering, or related field.
• 10+ years of experience in ASIC design for high‑performance SoCs.
• Proven end‑to‑end expertise in RTL‑to‑GDSII flows using industry tools (Synopsys, Cadence, or Siemens).
• Strong hands‑on experience with timing closure, IR drop analysis, low‑power implementation and ECO implementation.
• Deep understanding of physical design constraints for multi‑clock, multi‑voltage, and hierarchical SoCs.
• Experience with advanced FinFET process nodes.
• Prior experience in design convergence with offshore/outsourced PD teams or vendors.
• Able to resolve formal verification issues.
• Able to analyze and fix VCLP issues regarding UPF.
• Experience with logic equivalence check debug, functional ECO development and implementation…