×
Register Here to Apply for Jobs or Post Jobs. X

Senior Manager - Photo-lithography

Job in Sunnyvale, Santa Clara County, California, 94087, USA
Listing for: NOKIA
Full Time position
Listed on 2026-02-16
Job specializations:
  • Engineering
    Process Engineer, Systems Engineer
Salary/Wage Range or Industry Benchmark: 80000 - 100000 USD Yearly USD 80000.00 100000.00 YEAR
Job Description & How to Apply Below

Overview

Team leadership for photolithography process engineering. Focus areas include process sustaining for the 24x7 operation, development, qualification, and release of improved photo-lithography processes on both existing and new technology generations. Support the execution of a steep wafer volume and yield roadmap in the existing manufacturing wafer fab (Fab1). Team leadership related to process qualification and implementation in a new fab focusing on larger wafer sizes (Fab2).

Participate in various cross functional teams as a technical content expert.

Responsibilities
  • Optimize coat, exposure and develop processes related to Indium Phosphide (InP) based Photonic Integrated Circuit (PIC) wafer fabrication. Develop and implement processes with improved process capability in both Fab1 and Fab
    2.
  • Develop and deploy control plans to keep photo-lithography processes operating within performance parameters.
  • Troubleshoot photo-lithography process problems and drive details of improvement project execution to enable a smooth flow of production and development wafers.
  • Execute process development and lithography roadmap activities needed for future PIC technology.
  • Participate in cross functional teams consisting of equipment, process, and integration engineers to improve process capability, wafer yields, simplify procedures and processes, and release new tools and processes with improved capacity and capability.
  • Maximize the opportunity to adopt semiconductor industry best practices for Fab2 including automation of wafer and reticle handling and releasing more modern manufacturing tools for PIC wafers with variable topography.
  • Lead team members partnering with the PIC R&D team to enable the development and qualification of new processes required to deliver next generation high-performance multi-Tb PICs.
  • JMP, DOE, SPC,
  • Working knowledge of semiconductor fabrication processes, and specific expertise in photo-lithography.
  • Strong leadership and communication skills.
  • Experience with semiconductor process development, sustaining, new process introduction, and ramp to volume.
  • Experience supporting a 24x7 fab operations team, writing and training of fab procedures, root cause analysis and problem resolution.
Qualifications

Education/Experience

Required:

BS with 5 years' experience, or MS with 3 years' experience.

#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary