ASIC Digital Design, Sr Staff Engineer - Verification

Alternate Job Titles:

• ASIC Digital Design Staff Engineer
• Digital Verification Staff Engineer
• Staff ASIC Engineer

At Synopsys, we drive the innovations that shape the way we live and connect. Our technology is central to the Era of Pervasive Intelligence, from self-driving cars to learning machines. We lead in chip design, verification, and IP integration, empowering the creation of high-performance silicon chips and software content. Join us to transform the future through continuous technological innovation.

You are a passionate and experienced ASIC Digital Design Engineer with a strong background in design verification. You thrive in a collaborative environment and have a keen eye for detail. Your technical expertise is complemented by your ability to communicate effectively and work well within a team. You are self-motivated and enthusiastic about technology and problem-solving. With a minimum of 5 years of experience in design verification, you have honed your skills in using simulation tools, scripting languages, and advanced verification techniques.

You have a solid understanding of digital and mixed-signal designs and are eager to contribute to cutting-edge technologies that enable Data Center, AI/ML, and 5G applications.

• Working in a Digital and Verification Development team during the development and validation of complex digital mixed signals for high-speed interface IP.
• Planning tests, checklists, coverage, and assertion planning.
• Creating detailed verification environments from functional specifications.
• Applying advanced verification techniques like constrained random generation, functional coverage, assertions, and formal verification.
• Writing test cases, checkers, and coverage that implement the verification test plan.
• Debugging simulations, including those of real signals modeled using System Verilog for analog.
• Performing RTL, GLS, and co-simulations and ensuring coverage closure.
• Participating in technical reviews and contributing actively.
• Providing customer support with the bring-up of IP in customer simulation environments.
• Following and improving development processes to ensure high-quality output.

• Contributing to the development and validation of high-performance digital and mixed-signal IP.
• Ensuring the successful implementation of verification test plans.
• Enhancing the reliability and performance of our products through meticulous debugging and testing.
• Supporting customers in integrating our IP into their systems, ensuring seamless operation.
• Improving development processes to enhance efficiency and output quality.
• Collaborating with a global team of experts, driving innovation and technological advancements.

• BS/MS/PhD in Electronics Engineering, Electromechanics, Telecommunications.
• 8+ years of experience in design verification.
• Strong skills with VCS/Verdi simulation tools and formal verification tools ().
• Knowledge of UPF, UVM (Universal Verification Methodology), and SVA (System Verilog Assertion) is a plus.
• Proficiency in debugging and demonstrated experience in Perl/TCL/Python scripting is a plus.

• Highly responsible and result-oriented.
• Excellent English communication skills, both verbal and written.
• A great team player, willing to support others.
• Self-motivated and highly enthusiastic about technology and solving problems.

You will join a highly motivated and talented engineering team in Vietnam, working alongside experts from around the world. The team is dedicated to developing and validating complex digital and mixed-signal IP, driving innovation in Data Center, AI/ML, and 5G applications.

Inclusion and Diversity are important to us. Synopsys considers all applicants for employment without regard to race, color, religion, national origin, gender, sexual orientation, gender identity, age, military veteran status, or disability.