×
Register Here to Apply for Jobs or Post Jobs. X

TPU RTL Design Engineer

Job in Sunnyvale, Santa Clara County, California, 94087, USA
Listing for: Google
Full Time position
Listed on 2026-06-02
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 138000 - 198000 USD Yearly USD 138000.00 198000.00 YEAR
Job Description & How to Apply Below

About the job

In this role, you’ll work to shape the future of AI/ML hardware acceleration, focusing on TPU technology that powers Google’s most demanding AI/ML applications.

Responsibilities
  • Work independently to create and review clock control subsystem’s design micro‑architecture specifications.
  • Develop System Verilog RTL to implement logic for ASIC products according to established coding and quality guidelines.
  • Work with architecture and power teams to evaluate features and their impact.
  • Work with Design Validation (DV) teams to create test plans to verify and debug design RTL.
  • Work with physical design teams to ensure design meets physical requirements and timing closure.
Minimum Qualifications
  • Bachelor’s degree in Electrical Engineering, Computer Engineering, Computer Science, a related field, or equivalent practical experience.
  • 2 years of experience in ASIC RTL design, with a focus on clocking, reset, or timing-critical RTL development.
  • Experience with digital clock control circuits, including clock dividers, glitch‑free muxes, and clock gating.
  • Experience in System Verilog for creating microarchitecture specifications and synthesizable RTL.
  • Experience using Python, Tcl, or Perl for automating design tasks and data analysis.
Preferred Qualifications
  • Master’s degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.
  • 5 years of experience with high‑performance ASIC design in Phase‑Locked Loop, Frequency‑Locked Loop, and Delay‑Locked Loop integration.
  • Experience implementing clock skipping, Dynamic Voltage and Frequency Scaling (DVFS), and fine‑grained clock gating for low‑power SoC optimization.
  • Knowledge of processor design or accelerators and of high‑performance and low‑power design techniques.
  • Proficiency in Python or Perl for automating design scripts and analyzing complex clock‑tree data.
  • Understanding of clock distribution challenges, including jitter, skew management, and duty‑cycle distortion.
Compensation

The US base salary range for this full‑time position is $138,000–$198,000 plus bonus, equity and benefits. Salary will be determined based on role, level, location, experience and relevant skills.

Google is proud to be an equal opportunity workplace and is an affirmative action employer. We are committed to equal employment opportunity regardless of race, color, ancestry, religion, sex, national origin, sexual orientation, age, citizenship, marital status, disability, gender identity or Veteran status. We also consider qualified applicants regardless of criminal histories, consistent with legal requirements. If you have a disability or special need that requires accommodation, please let us know by completing our Accommodations for Applicants form.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary