ASIC Design Verification Engineer, Compute

Apply

share

* link

Copy link

* email

Email a friend

Minimum qualifications:

* Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience.

* 2 years of experience in design verification.

* Experience with System Verilog/Verilog.

Preferred qualifications:

* Master's degree or PhD in Electrical Engineering, Computer Engineering or Computer Science, with an emphasis on computer architecture.

* Experience with Universal Verification Methodology (UVM) test benches and methodologies.

* Familiarity with coverage analysis tools (e.g., Verdi, Questa) and experience in the full verification life-cycle from test planning to coverage closure.

* Proficiency in System Verilog, including object-oriented programming, System Verilog Assertions (SVAs) and functional coverage.

About the job

In this role, you will work to shape the future of AI/ML hardware acceleration. You will have an opportunity to drive TPU (Tensor Processing Unit) technology that powers Google's most demanding AI/ML applications. You will be part of a team that pushes boundaries, developing custom silicon solutions that power the future of Google's TPU. You will contribute to the innovation behind products loved by millions worldwide, and leverage your design and verification expertise to verify complex digital designs, with a specific focus on TPU architecture and its integration within AI/ML-driven systems.

As an ASIC Design Verification Engineer, you will be part of a team developing ASICs used to accelerate computation in data centers. You will have dynamic, multi-faceted responsibilities in areas such as project definition, design verification and silicon bring-up. You will participate in the architecture, documentation, and verification of the next-generation of data center accelerators.

The AI and Infrastructure team is redefining what's possible. We empower Google customers with breakthrough capabilities and insights by delivering AI and Infrastructure at unparalleled scale, efficiency, reliability and velocity. Our customers include Googlers, Google Cloud customers, and billions of Google users worldwide.

We're behind Google's groundbreaking innovations, empowering the development of AI models, delivering unparalleled computing power to global services, and providing the essential platforms that enable developers to build the future. From software to hardware our teams are shaping the future of world-leading hyperscale computing, with key teams working on the development of our TPUs, Vertex AI for Google Cloud, Google Global Networking, Data Center operations, systems research, and much more.

Individual pay is determined by factors including job-related skills, experience, and relevant education or training.

US: $116000 - $166000 (USD) + 15% bonus target + bonus + equity + benefits

Learn more about benefits at Google.

Responsibilities

* Plan the verification of complex digital design blocks by thoroughly understanding design specification and interacting with design engineers to identify important verification scenarios.

* Build a constrained-random verification environment using System Verilog and Universal Verification Methodology (UVM).

* Identify and write all types of coverage measures for stimulus and corner-cases.

* Debug tests with design engineers to deliver functionally correct design blocks.

* Analyze coverage measures to identify verification holes and to show progress towards tape-out.