Senior TPU RTL Architect AI Accelerators
Job in
Sunnyvale, Santa Clara County, California, 94087, USA
Listed on 2026-07-27
Listing for:
Google
Full Time
position Listed on 2026-07-27
Job specializations:
-
Engineering
Hardware Engineer, Systems Engineer, AI Engineer (Applied/Software), Test Engineer
Job Description & How to Apply Below
Google is shaping the future of AI/ML hardware acceleration through the design of its TPUs, the custom accelerators powering AI workloads in data centers. You will contribute to RTL IP development for chip-to-chip interconnects, participate in architecture decisions, and drive verification and integration within AI-driven systems.
As part of the inter-chip interconnect team, you will shape ASIC/SoC hardware for AI and networking accelerators that underpin Google's products, collaborating across
#J-18808-LjbffrPosition Requirements
10+ Years
work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
Search for further Jobs Here:
×