Design Engineer III
Job in
Sunnyvale, Santa Clara County, California, 94086, USA
Listed on 2026-09-03
Listing for:
eTeam
Full Time
position Listed on 2026-09-03
Job specializations:
-
Engineering
Test Engineer, Hardware Engineer, Electronics Engineer, Validation Engineer
Job Description & How to Apply Below
Design Engineer III
Location:
Sunnyvale, CA Duration: 6 Months
About the role:
Design Verification engineer for wearables silicon accelerator IPs — testbench development, coverage-driven verification, RTL debug, and power/performance measurement.
Responsibilities:
- Develop and execute verification plans for RTL blocks/IPs across the subsystem.
- Build and maintain System Verilog/UVM test benches; write directed and constrained-random tests.
- Drive functional coverage and assertion (SVA) closure; run and triage regressions.
- Perform power/performance measurement across design stages using PPA RTL, PtPx tool; correlate results with post silicon and feed back to design/power-modeling teams.
- Build power/perf dashboard for tracking and publishing Debug RTL failures (waveform/Verdi) and provide actionable feedback to the design team/verification team.
- Contribute to automation of verification/regression and power/performance measurement flows (Python).
Minimum Qualifications:
- Proven System Verilog UVM verification experience (testbench architecture, sequences, drivers/monitors).
- Functional coverage, constrained-random, and assertion-based verification (SVA); coverage closure.
- Strong RTL debug with industry simulators (VCS / Xcelium / Questa) and waveform tools (Verdi).
- Working knowledge of RTL design principles and digital design fundamentals.
- Proficiency in Python (or Perl) scripting for automation.
Preferred Qualifications:
- Experience with power measurement tools — Prime Time PX (PTPX) or equivalent (e.g., Prime Power).
- Low-power / power-aware verification (UPF, power-aware sim) in advanced nodes (7nm and below).
- Formal verification and/or emulation (Palladium / Zebu) experience.
- Familiarity with the RTL-to-GDSII flow.
- Data analysis / ML approaches for coverage or debug triage.
Education:
BS in Electrical/Computer Engineering or Computer Science required; MS preferred (not required).
Top 3 Must-Have
Skills:
- System Verilog / UVM testbench development.
- Functional coverage assertion-based verification and coverage closure.
- RTL debug (VCS/Xcelium) Python automation; power/perf measurement.
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
Search for further Jobs Here:
×