×
Register Here to Apply for Jobs or Post Jobs. X

Electrical Engineer - Hardware Engineer IV

Job in Sunnyvale, Santa Clara County, California, 94086, USA
Listing for: Mindlance
Full Time position
Listed on 2026-09-03
Job specializations:
  • Engineering
    Quality Engineering, Test Engineer, Electronics Engineer
Job Description & How to Apply Below

EE Validation Engineer

We are seeking an experienced EE Validation Engineer to support hardware validation of next-generation smart glasses, working closely with the validation lead. In this role, your primary focus will be monitoring validation progress, reviewing CM test reports, analyzing failures, and coordinating with EE design partners to drive issues to closure. You will also guide CM engineers on measurement procedures and perform hands-on PI/SI debug when needed.

While you must possess strong hands-on measurement skills, the majority of your time will be spent interpreting data, tracking issues, and ensuring problems are resolved efficiently. You will not own final validation decisions, but you are expected to be technically strong enough to flag risks, recommend actions, and keep execution on track under the lead's direction.

Responsibilities

Issue Tracking & Closure (Primary Focus ~60%)

  • Review CM-generated validation reports: verify data quality, flag anomalies, confirm pass/fail criteria are correctly applied
  • Analyze validation failures; determine whether issues are measurement errors, design defects, or assembly quality problems
  • Coordinate with EE design partners to present data, propose root cause hypotheses, and support corrective action decisions
  • Track open issues through resolution; ensure fixes are validated and closed in a timely manner
  • Facilitate communication between CM, EE design, layout, and firmware teams to keep issues moving
  • Maintain issue tracker and provide regular status updates to the FTE validation lead
  • Monitor overall validation progress against milestones; escalate risks and blockers early

CM Guidance (~20%)

  • Develop clear, repeatable test procedures (SOPs) that CM technicians can execute independently
  • Train and guide CM engineers/technicians on proper measurement techniques, probe placement, fixture usage, and data collection
  • Define probe points and measurement access strategy; communicate to CM with annotated layout markups
  • Provide real-time technical guidance to CM when measurements yield unexpected results
  • Establish clear acceptance criteria and escalation paths for CM to follow, in alignment with the FTE validation lead

Hands-On Measurement & Debug (~20%)

  • Perform PI/SI measurements that require senior-level judgment (e.g., first article bring-up, intermittent failures, subtle noise sources)
  • Validate CM measurement setups by performing correlation measurements
  • Debug escalated issues that CM cannot resolve independently
  • Develop new measurement methodologies and fixtures for Client circuits or challenging probe access
  • Support prototype bring-up and characterization during build phases
Technical Knowledge Required

Power Integrity (PI) DC-DC converter characterization: line/load regulation, efficiency, transient response, output ripple/noise

Power sequencing validation and timing verification against IC specifications

Power rail stability under varying load conditions; current profiling

Battery charging circuit validation: charge profiles, protection, thermal limits

PDN concepts: ground bounce, decoupling strategy, voltage droop analysis

Signal Integrity (SI) High-speed interface measurement: MIPI CSI, SPI, I2C, I2S/PDM, USB, UART

Signal quality assessment: rise/fall times, overshoot/undershoot, ringing, eye diagrams

Crosstalk, reflections, and impedance discontinuities on flex/rigid-flex assemblies

Clock signal quality and jitter characterization

Schematic & Layout Competency

Read and interpret multi-page schematics to understand circuit topology, power trees, and signal routing

Review PCB layout (rigid and flex) to identify optimal probe locations and debug access points

Assess layout for SI/PI risk: trace routing, return path continuity, impedance control, via transitions

Provide layout feedback to design team for improved testability

Required Qualifications

BS/MS in Electrical Engineering

4+ years of EE hardware validation experience with strong emphasis on power integrity and signal integrity

Proven ability to analyze test data, identify root causes, and drive issues to closure with cross-functional teams

Experience reviewing test reports for correctness, identifying gaps, and driving…

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary