×
Register Here to Apply for Jobs or Post Jobs. X

Senior Design Verification Architect; ASIC​/FPGA & UVM

Job in Tempe, Maricopa County, Arizona, 85285, USA
Listing for: Viasat
Full Time position
Listed on 2026-07-25
Job specializations:
  • Engineering
    Systems Engineer, Test Engineer
Salary/Wage Range or Industry Benchmark: 141500 - 264000 USD Yearly USD 141500.00 264000.00 YEAR
Job Description & How to Apply Below
Position: Senior Design Verification Architect (ASIC/FPGA & UVM)

Viasat is seeking a Design Verification Engineer to join a talented team that develops cutting-edge communications technology for ASICs and FPGAs. You will architect verification environments, build test benches, and drive coverage closure with RTL, System and software engineers.

The role emphasizes hands-on debugging, testplan creation, regression management, and tool evaluation in a fast-paced, Agile Jira-driven environment. US citizenship and ability to travel up to 10% are required.

#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)
0
200
Filters
Education Level
Experience Level (years)
Posted in last:
Salary