×
Register Here to Apply for Jobs or Post Jobs. X

Principal PMIC Design Engineer

Job in Waltham, Middlesex County, Massachusetts, 02254, USA
Listing for: Murata
Full Time position
Listed on 2026-02-14
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 100000 - 125000 USD Yearly USD 100000.00 125000.00 YEAR
Job Description & How to Apply Below

Eta Wireless is solving the fundamental problem of RF power amplifier power consumption in communications devices. We pioneered Digital Envelope Tracking (DET) technology and have since been acquired by Murata Manufacturing in September 2021. Eta is a multi-disciplinary, multi-national team of engineers with expertise spanning RF systems, power electronics, integrated circuits, embedded systems, software, algorithms, and module design. The breadth of expertise allows us to solve challenging problems with creative and disruptive solutions at tier-one customers.

Why

Consider This Job Opportunity

The highly experienced Principal IC Design Engineer leads the design and development of advanced integrated circuits in the field of power electronics. The ideal candidate will have a strong track record in architecting complex mixed‑signal systems, simulating and verifying designs across analog and digital domains, and guiding projects from concept to production.

This is a technical leadership position that will drive innovation, mentor team members, and ensure successful delivery of robust, high‑performance IC solutions. The Principal IC Design Engineer will define and own architectures for next‑generation mobile power solutions, work at the intersection of innovation and real‑world deployment, and influence products that power billions of devices worldwide.

Workplace Policy

Hybrid from Waltham, MA

What To Expect (Essential

Job Responsibilities )
  • Lead IC design projects from initial concept through production release, focusing on power electronics and mixed‑signal domains.
  • Define system architectures and specifications for analog, digital, and mixed‑signal blocks used in handset, fixed wireless access, and infrastructure power management applications.
  • Perform circuit‑level and system‑level simulations (Spectre, Verilog

    A, Verilog‑AMS, etc.) to validate functionality, efficiency, and reliability.
  • Drive mixed‑signal simulation flows integrating analog circuit blocks with digital control logic and firmware models.
  • Optimize designs for efficiency, thermal performance, EMI/EMC compliance, and manufacturability.
  • Collaborate with layout engineers to ensure physical design meets performance targets and complies with design rules.
  • Guide verification, characterization, and validation teams to ensure designs meet requirements across process corners, temperature, and voltage ranges.
  • Lead technical reviews, mentor engineers, and support skill development across the design team.
  • Interface with product management, applications engineers, and customers to translate requirements into robust IC solutions.
  • Stay current with advancements in semiconductor technology, modeling techniques, and design methodologies.
What Is Required (Qualifications)
  • Master’s or Ph.D. in Electrical Engineering or related field.
  • Experience:
    • 10+ years of IC design experience, with emphasis on power electronics (e.g., PMICs, DC‑DC converters, gate drivers, motor drivers).
    • Proven experience leading mixed‑signal IC design, including simulation at transistor and behavioral levels.
    • Demonstrated leadership in taking IC products from design through tape‑out and into high‑volume manufacturing.
  • Technical

    Skills:
    • Strong understanding of semiconductor device physics and analog/digital circuit design principles.
    • Expertise in Cadence Virtuoso, Maestro, Spectre, or equivalent tools.
    • Fluent in Verilog‑AMS / VHDL‑AMS for mixed‑signal modeling.
    • Experience with power architecture design and integration in IC form. Experience should include both inductive and capacitive converters.
    • Knowledge of layout‑related parasitic and their impact on high‑power/high‑voltage circuits.
    • Familiarity with design for EMI/EMC, thermal management, and ESD protection.
Perks
  • Comprehensive benefits package including medical, dental, and vision insurance.
  • Generous Paid Time Off including paid holidays and floating holidays.
  • 401(k) employer match on retirement planning.
  • Hybrid working schedule for eligible positions.
  • Tuition reimbursement on approved programs.
  • Flexible and health spending accounts.
  • Talent Development program.
#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary