Test Design Hardware Engineer​/Principal Test Design Hardware Engineer

Relocation Assistance

Relocation assistance may be available.

No clearance required for start. Clearance type:
Secret.

Yes, 10% of the time.

Software/Hardware designer position based in Waynesboro, VA, 100% on‑site.

This role may be filled as a Hardware Engineer or a Principal Hardware Engineer.

• Design creative and flexible HW solutions with a motivated team of experts.
• HW design examples include console design, interface panel layouts and interconnections, power/cooling monitor and control, RF design, electronic circuit design, SW/HW integration, requirements verification.
• Actively support the investigation, resolution and documentation of product anomalies.
• Understand design to cost, scope and schedule constraints.

• Bachelor’s degree with 2 years of experience or master’s degree with 0 years (additional 4 years experience may be considered in lieu of a degree).
• U.S. citizenship required.
• Ability to obtain/maintain an active U.S. Government Secret Clearance.
• Ability to obtain Special Program Access (SAP).
• Experience in hardware design, integrated (analog, power, digital) hardware design.
• Experience in panel design, cable design, and schematic layouts.
• Experience with lab test equipment (e.g., Network Analyzers, DMM, O‑Scopes).
• Effective verbal and written communication.

• Bachelor’s degree with 5 years of experience or master’s degree with 3 years (Ph.D. with 1 year). Additional 4 years experience may be considered in lieu of a degree.
• U.S. citizenship required.
• Ability to obtain/maintain an active U.S. Government Secret Clearance.
• Ability to obtain Special Program Access (SAP).

• Experience in hardware design, integrated (analog, power, digital) hardware design.
• Experience in panel design, cable design, and schematic layouts.
• Experience with lab test equipment (e.g., Network Analyzers, DMM, O‑Scopes).
• Effective verbal and written communication.

• Advanced degree in Engineering or related STEM discipline.
• Automated Test Equipment (ATE) design and integration background.
• Ability to work with minimal direction and guidance.
• Experience with Lab Windows CVI, C/C++ programming.
• Test Stand programming.
• Proficiency with digital, analog, RF test equipment, RF theory and high‑speed digital design.
• Familiarity with differential digital interfaces such as LVDS/PXI/PXIe and VME bus.
• Experience with schematic design tools (e.g., Mentor Graphics, Zuken, Capital).
• Hands‑on troubleshooting of electrical hardware and software automation.
• PCB layout experience.
• Technical lead experience.
• Active Secret or higher clearance.

Health plan, savings plan, paid time off, education assistance, training and development, 9/80 work schedule (where available), and additional benefits.

Primary level: $72,100.00 – $. Secondary level: $89,400.00 – $.

Northrop Grumman is an Equal Opportunity Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.

For our complete EEO and pay transparency statement, please visit