Chip Design Engineer, Nitro Team

Description

AWS Utility Computing (UC) provides product innovations — from foundational services such as Amazon’s Simple Storage Service (S3) and Amazon Elastic Compute Cloud (EC2), to consistently released new product innovations that continue to set AWS’s services and features apart in the industry. As a member of the UC organization, you’ll support the development and management of Compute, Database, Storage, Internet of Things (IoT), Platform, and Productivity Apps services in AWS, including support for customers who require specialized security solutions for their cloud services.

Take part in the development of cutting‑edge products within a disruptive system architecture. You will have the opportunity to work on the technologies that power the world’s largest cloud provider, in a dynamic, open, and fast‑paced environment. AWS provides a highly reliable, scalable, low‑cost infrastructure platform in the cloud, which powers hundreds of thousands of businesses in 190 countries around the world.

Annapurna Labs, as part of Amazon Web Services (AWS), is looking for talented engineers to help us develop a semiconductor platform based on a revolutionary architecture.

Looking for exceptional engineers to join the top‑tier team that is developing the next generation semiconductor platform, based on a revolutionary architecture. Engineers will participate in design activities, working on the next generation of our products.

You are invited to take part in developing, integrating and deploying cutting‑edge technologies, starting with identification and definition of project requirements, architecture, feature development, and collaboration with the different groups.

Your design will be integrated into the nitro SoC, on millions of servers worldwide. This is an opportunity to have a large‑scale impact.

As a VLSI engineer and a member of the Nitro project, you will have an impact over the device through its entire lifecycle, from the product definition stage to mass production. You will work in close collaboration with multiple groups, including Architecture, Software, Verification, Backend, and DFT.

• Full ownership of one or more IPs within the product:
• Micro‑architecture
• RTL coding and debug
• Synthesis and timing closure
• Sign‑off
• Supporting the Verification and Emulation teams:
  Test plan, Coverage review
• Ensuring that the chip meets quality and reliability standards
• Collaborating with cross‑functional teams, including Product Definition, Verification, Software, and Physical design

• Bachelor's degree in computer science or electrical engineering
• 4+ years of experience in chip design
• Hands‑on experience in micro‑architecture and RTL design (Verilog / System Verilog)

• Background in protocols (AXI, CHI, DDR, Networking, PCIe)
• Knowledge of Network‑on‑Chip (NOC) architecture
• Experience with coherent and non‑coherent fabric design
• Experience with the entire SoC cycle – Synthesis / STA / CDC / Lint
• Experience with Design Automation tools and techniques
• Advanced degree in related technical field

Annapurna Labs Ltd.

A